--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

X:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Papilio_AVR8.twx Papilio_AVR8.ncd -o Papilio_AVR8.twr
Papilio_AVR8.pcf

Design file:              Papilio_AVR8.ncd
Physical constraint file: Papilio_AVR8.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Logical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_DCM32to16/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Logical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_DCM32to16/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 27.084ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Logical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_DCM32to16/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_DCM32to16/CLKFX_BUF" derived 
from  NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;  multiplied 
by 2.00 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS  

 233109460 paths analyzed, 8150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  36.889ns.
--------------------------------------------------------------------------------

Paths for end point AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7 (SLICE_X64Y68.F3), 8609949 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.644ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.126 - 0.127)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y63.G1      net (fanout=1)        1.766   DRAM_Inst/RAMBlDOut<1><2>
    SLICE_X15Y63.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<3>581
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.F1      net (fanout=1)        1.388   AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<2>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577
    SLICE_X46Y66.F1      net (fanout=4)        0.763   AVR_Core_Inst/dbusin_int<2>
    SLICE_X46Y66.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.F2      net (fanout=9)        1.522   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.X       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st_and000011
    SLICE_X55Y61.F3      net (fanout=14)       3.116   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
    SLICE_X55Y61.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<14>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<14>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<15>
    SLICE_X64Y68.F3      net (fanout=1)        0.862   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<15>
    SLICE_X64Y68.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I66_mux0000<10>70
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    -------------------------------------------------  ---------------------------
    Total                                     18.644ns (9.227ns logic, 9.417ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.517ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.126 - 0.127)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y63.G1      net (fanout=1)        1.766   DRAM_Inst/RAMBlDOut<1><2>
    SLICE_X15Y63.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<3>581
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.F1      net (fanout=1)        1.388   AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<2>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577
    SLICE_X46Y66.F1      net (fanout=4)        0.763   AVR_Core_Inst/dbusin_int<2>
    SLICE_X46Y66.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.F2      net (fanout=9)        1.522   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.X       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st_and000011
    SLICE_X55Y61.G3      net (fanout=14)       3.150   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
    SLICE_X55Y61.COUT    Topcyg                1.001   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<11>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<14>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<14>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<15>
    SLICE_X64Y68.F3      net (fanout=1)        0.862   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<15>
    SLICE_X64Y68.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I66_mux0000<10>70
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    -------------------------------------------------  ---------------------------
    Total                                     18.517ns (9.066ns logic, 9.451ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.397ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.126 - 0.127)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y63.G1      net (fanout=1)        1.766   DRAM_Inst/RAMBlDOut<1><2>
    SLICE_X15Y63.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<3>581
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.F1      net (fanout=1)        1.388   AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<2>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577
    SLICE_X46Y66.F1      net (fanout=4)        0.763   AVR_Core_Inst/dbusin_int<2>
    SLICE_X46Y66.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.F2      net (fanout=9)        1.522   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.X       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st_and000011
    SLICE_X55Y59.F4      net (fanout=14)       2.633   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
    SLICE_X55Y59.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<7>
    SLICE_X55Y60.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<7>
    SLICE_X55Y60.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<8>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<8>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<9>
    SLICE_X55Y61.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<9>
    SLICE_X55Y61.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<14>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<14>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<15>
    SLICE_X64Y68.F3      net (fanout=1)        0.862   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<15>
    SLICE_X64Y68.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I66_mux0000<10>70
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    -------------------------------------------------  ---------------------------
    Total                                     18.397ns (9.463ns logic, 8.934ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6 (SLICE_X54Y69.F4), 7597060 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.252ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.093 - 0.127)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y63.G1      net (fanout=1)        1.766   DRAM_Inst/RAMBlDOut<1><2>
    SLICE_X15Y63.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<3>581
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.F1      net (fanout=1)        1.388   AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<2>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577
    SLICE_X46Y66.F1      net (fanout=4)        0.763   AVR_Core_Inst/dbusin_int<2>
    SLICE_X46Y66.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.F2      net (fanout=9)        1.522   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.X       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st_and000011
    SLICE_X55Y61.F3      net (fanout=14)       3.116   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
    SLICE_X55Y61.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.X       Tcinx                 0.462   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<14>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<14>
    SLICE_X54Y69.F4      net (fanout=1)        0.877   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<14>
    SLICE_X54Y69.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I66_mux0000<9>40
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    -------------------------------------------------  ---------------------------
    Total                                     18.252ns (8.820ns logic, 9.432ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.125ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.093 - 0.127)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y63.G1      net (fanout=1)        1.766   DRAM_Inst/RAMBlDOut<1><2>
    SLICE_X15Y63.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<3>581
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.F1      net (fanout=1)        1.388   AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<2>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577
    SLICE_X46Y66.F1      net (fanout=4)        0.763   AVR_Core_Inst/dbusin_int<2>
    SLICE_X46Y66.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.F2      net (fanout=9)        1.522   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.X       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st_and000011
    SLICE_X55Y61.G3      net (fanout=14)       3.150   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
    SLICE_X55Y61.COUT    Topcyg                1.001   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<11>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.X       Tcinx                 0.462   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<14>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<14>
    SLICE_X54Y69.F4      net (fanout=1)        0.877   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<14>
    SLICE_X54Y69.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I66_mux0000<9>40
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    -------------------------------------------------  ---------------------------
    Total                                     18.125ns (8.659ns logic, 9.466ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.005ns (Levels of Logic = 10)
  Clock Path Skew:      -0.034ns (0.093 - 0.127)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y63.G1      net (fanout=1)        1.766   DRAM_Inst/RAMBlDOut<1><2>
    SLICE_X15Y63.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<3>581
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.F1      net (fanout=1)        1.388   AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<2>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577
    SLICE_X46Y66.F1      net (fanout=4)        0.763   AVR_Core_Inst/dbusin_int<2>
    SLICE_X46Y66.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.F2      net (fanout=9)        1.522   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.X       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st_and000011
    SLICE_X55Y59.F4      net (fanout=14)       2.633   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
    SLICE_X55Y59.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<7>
    SLICE_X55Y60.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<7>
    SLICE_X55Y60.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<8>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<8>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<9>
    SLICE_X55Y61.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<9>
    SLICE_X55Y61.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<13>
    SLICE_X55Y63.X       Tcinx                 0.462   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<14>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<14>
    SLICE_X54Y69.F4      net (fanout=1)        0.877   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<14>
    SLICE_X54Y69.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I66_mux0000<9>40
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    -------------------------------------------------  ---------------------------
    Total                                     18.005ns (9.056ns logic, 8.949ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5 (SLICE_X55Y64.F4), 7090602 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      17.922ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.091 - 0.127)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y63.G1      net (fanout=1)        1.766   DRAM_Inst/RAMBlDOut<1><2>
    SLICE_X15Y63.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<3>581
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.F1      net (fanout=1)        1.388   AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<2>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577
    SLICE_X46Y66.F1      net (fanout=4)        0.763   AVR_Core_Inst/dbusin_int<2>
    SLICE_X46Y66.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.F2      net (fanout=9)        1.522   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.X       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st_and000011
    SLICE_X55Y61.F3      net (fanout=14)       3.116   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
    SLICE_X55Y61.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<13>
    SLICE_X55Y64.F4      net (fanout=1)        0.313   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<13>
    SLICE_X55Y64.CLK     Tfck                  0.837   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<5>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I66_mux0000<8>40
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    -------------------------------------------------  ---------------------------
    Total                                     17.922ns (9.054ns logic, 8.868ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      17.795ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.091 - 0.127)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y63.G1      net (fanout=1)        1.766   DRAM_Inst/RAMBlDOut<1><2>
    SLICE_X15Y63.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<3>581
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.F1      net (fanout=1)        1.388   AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<2>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577
    SLICE_X46Y66.F1      net (fanout=4)        0.763   AVR_Core_Inst/dbusin_int<2>
    SLICE_X46Y66.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.F2      net (fanout=9)        1.522   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.X       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st_and000011
    SLICE_X55Y61.G3      net (fanout=14)       3.150   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
    SLICE_X55Y61.COUT    Topcyg                1.001   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<11>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<13>
    SLICE_X55Y64.F4      net (fanout=1)        0.313   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<13>
    SLICE_X55Y64.CLK     Tfck                  0.837   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<5>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I66_mux0000<8>40
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    -------------------------------------------------  ---------------------------
    Total                                     17.795ns (8.893ns logic, 8.902ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      17.675ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.091 - 0.127)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA2     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y63.G1      net (fanout=1)        1.766   DRAM_Inst/RAMBlDOut<1><2>
    SLICE_X15Y63.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<3>581
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.F1      net (fanout=1)        1.388   AVR_Core_Inst/io_dec_Inst/dbusin_int<2>547
    SLICE_X34Y66.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<2>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577
    SLICE_X46Y66.F1      net (fanout=4)        0.763   AVR_Core_Inst/dbusin_int<2>
    SLICE_X46Y66.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.F2      net (fanout=9)        1.522   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107
    SLICE_X66Y70.X       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st_and000011
    SLICE_X55Y59.F4      net (fanout=14)       2.633   AVR_Core_Inst/pm_fetch_dec_Inst/cpu_busy_and0000
    SLICE_X55Y59.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<7>
    SLICE_X55Y60.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<7>
    SLICE_X55Y60.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<8>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<8>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<9>
    SLICE_X55Y61.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<9>
    SLICE_X55Y61.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<10>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<11>
    SLICE_X55Y62.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<12>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<13>
    SLICE_X55Y64.F4      net (fanout=1)        0.313   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<13>
    SLICE_X55Y64.CLK     Tfck                  0.837   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<5>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I66_mux0000<8>40
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    -------------------------------------------------  ---------------------------
    Total                                     17.675ns (9.290ns logic, 8.385ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_DCM32to16/CLKFX_BUF" derived from
 NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 2.00 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------

Paths for end point uart_Inst/Mshreg_UART_Tr_St9 (SLICE_X38Y78.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_Inst/UART_Tr_St2 (FF)
  Destination:          uart_Inst/Mshreg_UART_Tr_St9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_Inst/UART_Tr_St2 to uart_Inst/Mshreg_UART_Tr_St9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y76.XQ      Tcko                  0.473   uart_Inst/UART_Tr_St2
                                                       uart_Inst/UART_Tr_St2
    SLICE_X38Y78.BY      net (fanout=3)        0.406   uart_Inst/UART_Tr_St2
    SLICE_X38Y78.CLK     Tdh         (-Th)     0.127   uart_Inst/UART_Tr_St91
                                                       uart_Inst/Mshreg_UART_Tr_St9
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.346ns logic, 0.406ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_Inst/Mshreg_UART_RcDel_St7 (SLICE_X44Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_Inst/UART_RcDel_St1 (FF)
  Destination:          uart_Inst/Mshreg_UART_RcDel_St7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.037 - 0.043)
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_Inst/UART_RcDel_St1 to uart_Inst/Mshreg_UART_RcDel_St7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.XQ      Tcko                  0.474   uart_Inst/UART_RcDel_St1
                                                       uart_Inst/UART_RcDel_St1
    SLICE_X44Y90.BY      net (fanout=3)        0.421   uart_Inst/UART_RcDel_St1
    SLICE_X44Y90.CLK     Tdh         (-Th)     0.127   uart_Inst/UART_RcDel_St161
                                                       uart_Inst/Mshreg_UART_RcDel_St7
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.347ns logic, 0.421ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point uart_Inst/Mshreg_UART_Rc_St8 (SLICE_X34Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_Inst/UART_Rc_St1 (FF)
  Destination:          uart_Inst/Mshreg_UART_Rc_St8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.893ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_Inst/UART_Rc_St1 to uart_Inst/Mshreg_UART_Rc_St8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.YQ      Tcko                  0.470   uart_Inst/UART_Rc_St8
                                                       uart_Inst/UART_Rc_St1
    SLICE_X34Y83.BY      net (fanout=2)        0.550   uart_Inst/UART_Rc_St1
    SLICE_X34Y83.CLK     Tdh         (-Th)     0.127   uart_Inst/UART_Rc_St81
                                                       uart_Inst/Mshreg_UART_Rc_St8
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.343ns logic, 0.550ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_DCM32to16/CLKFX_BUF" derived from
 NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 2.00 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------
Slack: 59.324ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: PM_Inst/RAM_Word0/CLKA
  Logical resource: PM_Inst/RAM_Word0.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk16M
--------------------------------------------------------------------------------
Slack: 59.324ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: PM_Inst/RAM_Word0/CLKA
  Logical resource: PM_Inst/RAM_Word0.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk16M
--------------------------------------------------------------------------------
Slack: 59.324ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: PM_Inst/RAM_Word0/CLKA
  Logical resource: PM_Inst/RAM_Word0.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk16M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Inst_DCM32to16/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Inst_DCM32to16/CLKIN_IBUFG     |     31.250ns|     10.000ns|     18.445ns|            0|            0|            0|    233109460|
| Inst_DCM32to16/CLKFX_BUF      |     62.500ns|     36.889ns|          N/A|            0|            0|    233109460|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   38.914|   18.645|    8.069|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 233109460 paths, 0 nets, and 23615 connections

Design statistics:
   Minimum period:  36.889ns{1}   (Maximum frequency:  27.108MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 21 20:05:52 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



