INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_11/project_11.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_11/project_11.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
