Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 11 13:00:09 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     36          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (85)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: blockdesign_i/filter_sterretje/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (85)
-------------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.442        0.000                      0                 5722        0.031        0.000                      0                 5722        4.020        0.000                       0                  2617  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.442        0.000                      0                 5717        0.031        0.000                      0                 5717        4.020        0.000                       0                  2617  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.021        0.000                      0                    5        0.559        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 0.718ns (9.685%)  route 6.696ns (90.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.696    10.060    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X36Y79         LUT4 (Prop_lut4_I2_O)        0.299    10.359 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[171]_i_1/O
                         net (fo=1, routed)           0.000    10.359    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[171]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.468    12.647    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X36Y79         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[171]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.079    12.801    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[171]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 0.580ns (7.948%)  route 6.718ns (92.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=400, routed)         6.718    10.119    blockdesign_i/encoder_4b5b_0/U0/Data_out0
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124    10.243 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[159]_i_1/O
                         net (fo=1, routed)           0.000    10.243    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[159]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.467    12.646    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X37Y78         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[159]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.029    12.750    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[159]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 0.718ns (9.860%)  route 6.564ns (90.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.564     9.928    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.227 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[155]_i_1/O
                         net (fo=1, routed)           0.000    10.227    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[155]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.465    12.644    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X36Y77         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[155]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.079    12.798    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[155]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.265ns  (logic 0.718ns (9.883%)  route 6.547ns (90.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.547     9.911    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X36Y79         LUT4 (Prop_lut4_I2_O)        0.299    10.210 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[126]_i_1/O
                         net (fo=1, routed)           0.000    10.210    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[126]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.468    12.647    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X36Y79         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[126]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.077    12.799    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[126]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 0.718ns (9.885%)  route 6.545ns (90.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.545     9.909    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.208 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[151]_i_1/O
                         net (fo=1, routed)           0.000    10.208    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[151]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.465    12.644    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X36Y77         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[151]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.079    12.798    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[151]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.718ns (9.969%)  route 6.484ns (90.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.484     9.848    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X40Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.147 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[166]_i_1/O
                         net (fo=1, routed)           0.000    10.147    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[166]_i_1_n_0
    SLICE_X40Y77         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.465    12.644    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X40Y77         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[166]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031    12.750    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[166]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 0.580ns (8.118%)  route 6.565ns (91.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=400, routed)         6.565     9.966    blockdesign_i/encoder_4b5b_0/U0/Data_out0
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.124    10.090 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[163]_i_1/O
                         net (fo=1, routed)           0.000    10.090    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[163]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.467    12.646    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X37Y78         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[163]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.031    12.752    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[163]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 0.718ns (10.000%)  route 6.462ns (90.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.462     9.826    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X36Y79         LUT4 (Prop_lut4_I2_O)        0.299    10.125 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[167]_i_1/O
                         net (fo=1, routed)           0.000    10.125    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[167]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.468    12.647    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X36Y79         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[167]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.081    12.803    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[167]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 0.718ns (10.129%)  route 6.370ns (89.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.370     9.734    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X37Y76         LUT4 (Prop_lut4_I2_O)        0.299    10.033 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[135]_i_1/O
                         net (fo=1, routed)           0.000    10.033    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[135]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.464    12.643    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X37Y76         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[135]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.032    12.750    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[135]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.456ns (6.899%)  route 6.153ns (93.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.651     2.945    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=400, routed)         6.153     9.554    blockdesign_i/encoder_4b5b_0/U0/Data_out0
    SLICE_X46Y112        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.648    12.827    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X46Y112        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[17]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X46Y112        FDRE (Setup_fdre_C_R)       -0.524    12.278    blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  2.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 blockdesign_i/comunication_protocol_0/U0/data_out_reg[161]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.227ns (59.762%)  route 0.153ns (40.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.547     0.883    blockdesign_i/comunication_protocol_0/U0/clk
    SLICE_X48Y80         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[161]/Q
                         net (fo=1, routed)           0.153     1.163    blockdesign_i/encoder_4b5b_0/U0/Data_in[161]
    SLICE_X51Y79         LUT4 (Prop_lut4_I1_O)        0.099     1.262 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[161]_i_1/O
                         net (fo=1, routed)           0.000     1.262    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[161]_i_1_n_0
    SLICE_X51Y79         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.809     1.175    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X51Y79         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[161]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.092     1.232    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[161]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.899%)  route 0.202ns (52.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.551     0.887    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y85         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[120]/Q
                         net (fo=1, routed)           0.202     1.230    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg_n_0_[120]
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.045     1.275 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[116]_i_1/O
                         net (fo=1, routed)           0.000     1.275    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[116]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.814     1.180    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X52Y84         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[116]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.091     1.236    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[210]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.566%)  route 0.234ns (62.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.639     0.975    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X47Y101        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[215]/Q
                         net (fo=2, routed)           0.234     1.350    blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer[215]
    SLICE_X52Y101        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.907     1.273    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X52Y101        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[210]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.075     1.309    blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[210]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.452%)  route 0.133ns (48.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.635     0.971    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X52Y101        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[195]/Q
                         net (fo=2, routed)           0.133     1.245    blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer[195]
    SLICE_X52Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.821     1.187    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X52Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[195]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.047     1.199    blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[195]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.634     0.970    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X50Y105        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[132]/Q
                         net (fo=2, routed)           0.211     1.345    blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer[132]
    SLICE_X49Y106        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.910     1.276    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y106        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[132]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.055     1.292    blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[132]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/comunication_protocol_0/U0/data_out_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.791%)  route 0.259ns (58.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.551     0.887    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X47Y83         FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[2]/Q
                         net (fo=7, routed)           0.259     1.287    blockdesign_i/comunication_protocol_0/U0/buffer_in[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.332 r  blockdesign_i/comunication_protocol_0/U0/data_out[184]_i_1/O
                         net (fo=1, routed)           0.000     1.332    blockdesign_i/comunication_protocol_0/U0/data_out0153_out__16
    SLICE_X50Y80         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.810     1.176    blockdesign_i/comunication_protocol_0/U0/clk
    SLICE_X50Y80         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[184]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.120     1.261    blockdesign_i/comunication_protocol_0/U0/data_out_reg[184]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[207]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.112%)  route 0.235ns (58.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.639     0.975    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[207]/Q
                         net (fo=2, routed)           0.235     1.374    blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer[207]
    SLICE_X50Y102        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.907     1.273    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X50Y102        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[207]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.063     1.297    blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[207]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/comunication_protocol_0/U0/data_out_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.762%)  route 0.265ns (65.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.552     0.888    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X45Y84         FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[68]/Q
                         net (fo=6, routed)           0.265     1.293    blockdesign_i/comunication_protocol_0/U0/buffer_in[68]
    SLICE_X52Y85         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.815     1.181    blockdesign_i/comunication_protocol_0/U0/clk
    SLICE_X52Y85         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[116]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.070     1.216    blockdesign_i/comunication_protocol_0/U0/data_out_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/comunication_protocol_0/U0/data_out_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.549     0.885    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X47Y81         FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[93]/Q
                         net (fo=9, routed)           0.247     1.273    blockdesign_i/comunication_protocol_0/U0/buffer_in[93]
    SLICE_X50Y79         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.809     1.175    blockdesign_i/comunication_protocol_0/U0/clk
    SLICE_X50Y79         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[141]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.052     1.192    blockdesign_i/comunication_protocol_0/U0/data_out_reg[141]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/comunication_protocol_0/U0/data_out_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.079%)  route 0.273ns (65.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.551     0.887    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X45Y83         FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  blockdesign_i/fifo_buffer_0/U0/fifo_buffer_reg[32]/Q
                         net (fo=11, routed)          0.273     1.300    blockdesign_i/comunication_protocol_0/U0/buffer_in[32]
    SLICE_X51Y82         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.812     1.178    blockdesign_i/comunication_protocol_0/U0/clk
    SLICE_X51Y82         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_out_reg[80]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.070     1.213    blockdesign_i/comunication_protocol_0/U0/data_out_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y87    blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y86    blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y86    blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y86    blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y86    blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y87    blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y86    blockdesign_i/comunication_protocol_0/U0/buffer_read_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y80    blockdesign_i/comunication_protocol_0/U0/data_out_reg[100]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y77    blockdesign_i/comunication_protocol_0/U0/data_out_reg[101]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y78    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y78    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y78    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y78    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.021ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.456ns (33.476%)  route 0.906ns (66.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.685     2.979    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.906     4.341    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X32Y81         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.469    12.648    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y81         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X32Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    12.362    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  8.021    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.567%)  route 0.758ns (62.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.685     2.979    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.758     4.193    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X32Y80         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.468    12.647    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    12.361    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.567%)  route 0.758ns (62.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.685     2.979    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.758     4.193    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X32Y80         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.468    12.647    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    12.361    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.034%)  route 0.846ns (64.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.685     2.979    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.846     4.281    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X30Y80         FDCE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.514    12.693    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X30Y80         FDCE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/C
                         clock pessimism              0.264    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X30Y80         FDCE (Recov_fdce_C_CLR)     -0.319    12.484    blockdesign_i/module_keypad/DeBounce_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.567%)  route 0.758ns (62.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.685     2.979    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.758     4.193    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X32Y80         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.468    12.647    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y80         FDPE (Recov_fdpe_C_PRE)     -0.319    12.403    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  8.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.041%)  route 0.362ns (71.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.566     0.902    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.362     1.404    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X32Y80         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.815     1.181    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X32Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     0.846    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.041%)  route 0.362ns (71.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.566     0.902    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.362     1.404    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X32Y80         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.815     1.181    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X32Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     0.846    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.041%)  route 0.362ns (71.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.566     0.902    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.362     1.404    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X32Y80         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.815     1.181    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X32Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     0.846    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.904%)  route 0.425ns (75.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.566     0.902    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.425     1.468    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X32Y81         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.816     1.182    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y81         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X32Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     0.847    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.956%)  route 0.448ns (76.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.566     0.902    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.448     1.490    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X30Y80         FDCE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.834     1.200    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X30Y80         FDCE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    blockdesign_i/module_keypad/DeBounce_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.640    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.223ns  (logic 1.508ns (24.226%)  route 4.715ns (75.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           4.715     6.223    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X30Y79         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.514     2.693    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X30Y79         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.014ns  (logic 2.703ns (53.912%)  route 2.311ns (46.088%))
  Logic Levels:           9  (CARRY4=6 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[9]/C
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[9]/Q
                         net (fo=4, routed)           1.321     1.839    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[9]
    SLICE_X35Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.963 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.963    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.495 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.495    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.609 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.609    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.723 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.723    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.837 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.837    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.171 f  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__5/O[1]
                         net (fo=2, routed)           0.990     4.161    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1[27]
    SLICE_X37Y92         LUT2 (Prop_lut2_I1_O)        0.303     4.464 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.464    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_7_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.014 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.014    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X37Y92         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.478     2.657    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.018ns  (logic 0.124ns (6.144%)  route 1.894ns (93.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.594     1.594    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.718 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.301     2.018    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X29Y79         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.514     2.693    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.442ns (65.652%)  route 0.231ns (34.348%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/Q
                         net (fo=5, routed)           0.231     0.395    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]
    SLICE_X37Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.556 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.556    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.595 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.595    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.634 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.634    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.673 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.673    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X37Y92         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.823     1.189    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.045ns (6.222%)  route 0.678ns (93.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.567     0.567    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.612 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.112     0.723    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X29Y79         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.833     1.199    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.275ns (10.813%)  route 2.269ns (89.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           2.269     2.545    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X30Y79         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.833     1.199    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X30Y79         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.494ns  (logic 0.518ns (34.662%)  route 0.976ns (65.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.640     2.934    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDPE (Prop_fdpe_C_Q)         0.518     3.452 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=5, routed)           0.976     4.428    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X36Y88         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.476     2.655    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y88         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.436ns  (logic 0.478ns (33.292%)  route 0.958ns (66.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.640     2.934    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.412 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=5, routed)           0.958     4.370    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X37Y88         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.476     2.655    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y88         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.340ns  (logic 0.518ns (38.646%)  route 0.822ns (61.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.641     2.935    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y81         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDPE (Prop_fdpe_C_Q)         0.518     3.453 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=5, routed)           0.822     4.275    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X37Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.475     2.654    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.330ns  (logic 0.518ns (38.957%)  route 0.812ns (61.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.640     2.934    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDPE (Prop_fdpe_C_Q)         0.518     3.452 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=5, routed)           0.812     4.264    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X36Y85         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.474     2.653    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y85         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.492%)  route 0.326ns (66.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.550     0.886    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.050 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=5, routed)           0.326     1.375    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X36Y85         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.819     1.185    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y85         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.973%)  route 0.333ns (67.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.551     0.887    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y81         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDPE (Prop_fdpe_C_Q)         0.164     1.051 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=5, routed)           0.333     1.384    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X37Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.820     1.186    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.148ns (28.257%)  route 0.376ns (71.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.550     0.886    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDPE (Prop_fdpe_C_Q)         0.148     1.034 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=5, routed)           0.376     1.409    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X37Y88         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.822     1.188    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y88         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.164ns (28.599%)  route 0.409ns (71.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.550     0.886    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X32Y80         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.050 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=5, routed)           0.409     1.459    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X36Y88         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.822     1.188    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y88         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/Col_2_reg/G
                            (positive level-sensitive latch)
  Destination:            Col_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.999ns  (logic 4.453ns (49.483%)  route 4.546ns (50.517%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         LDCE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/Col_2_reg/G
    SLICE_X30Y77         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  blockdesign_i/module_keypad/keypad_0/U0/Col_2_reg/Q
                         net (fo=1, routed)           4.546     5.375    Col_2_0_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.624     8.999 r  Col_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.999    Col_2_0
    U13                                                               r  Col_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg/G
                            (positive level-sensitive latch)
  Destination:            Col_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.918ns  (logic 4.363ns (48.922%)  route 4.555ns (51.078%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         LDCE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg/G
    SLICE_X30Y77         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg/Q
                         net (fo=1, routed)           4.555     5.384    Col_1_0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.534     8.918 r  Col_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.918    Col_1_0
    R16                                                               r  Col_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg/G
                            (positive level-sensitive latch)
  Destination:            Col_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.735ns  (logic 4.462ns (51.078%)  route 4.273ns (48.922%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         LDCE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg/G
    SLICE_X30Y77         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg/Q
                         net (fo=1, routed)           4.273     5.102    Col_0_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.633     8.735 r  Col_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.735    Col_0_0
    V15                                                               r  Col_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Row_1_0
                            (input port)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 1.777ns (25.348%)  route 5.232ns (74.652%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Row_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_1_0
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  Row_1_0_IBUF_inst/O
                         net (fo=13, routed)          4.749     6.278    blockdesign_i/module_keypad/keypad_0/U0/Row_1
    SLICE_X32Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.402 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.483     6.885    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.009 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     7.009    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X32Y77         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Row_1_0
                            (input port)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 1.777ns (25.645%)  route 5.151ns (74.355%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Row_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_1_0
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  Row_1_0_IBUF_inst/O
                         net (fo=13, routed)          4.471     6.000    blockdesign_i/module_keypad/keypad_0/U0/Row_1
    SLICE_X30Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.124 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.680     6.804    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I4_O)        0.124     6.928 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.928    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X30Y78         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Row_3_0
                            (input port)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 2.043ns (30.047%)  route 4.757ns (69.953%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Row_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_3_0
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  Row_3_0_IBUF_inst/O
                         net (fo=8, routed)           4.757     6.327    blockdesign_i/module_keypad/keypad_0/U0/Row_3
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.451 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.000     6.451    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[2]_i_5_n_0
    SLICE_X31Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.696 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     6.696    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X31Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.800 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.800    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X31Y76         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Row_3_0
                            (input port)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.589ns  (logic 2.039ns (30.949%)  route 4.550ns (69.051%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  Row_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_3_0
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  Row_3_0_IBUF_inst/O
                         net (fo=8, routed)           4.550     6.120    blockdesign_i/module_keypad/keypad_0/U0/Row_3
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.244 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.000     6.244    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X30Y76         MUXF7 (Prop_muxf7_I1_O)      0.247     6.491 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     6.491    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X30Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     6.589 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.589    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.017ns  (logic 2.200ns (72.922%)  route 0.817ns (27.078%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.817     1.335    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.992    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.109 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.226 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.460 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.577 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.694 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.694    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.017 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_6
    SLICE_X34Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.933ns  (logic 2.116ns (72.147%)  route 0.817ns (27.853%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.817     1.335    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.992    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.109 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.226 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.460 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.577 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.694 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.694    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.933 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.933    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_5
    SLICE_X34Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.913ns  (logic 2.096ns (71.956%)  route 0.817ns (28.044%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.817     1.335    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.992    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.109 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.109    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.226 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.460 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.577 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.694 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.694    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.913 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.913    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_7
    SLICE_X34Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/C
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/Q
                         net (fo=2, routed)           0.126     0.290    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_5
    SLICE_X34Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.209ns (51.832%)  route 0.194ns (48.168%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/C
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.194     0.358    blockdesign_i/module_keypad/keypad_0/U0/state[0]
    SLICE_X30Y77         LUT4 (Prop_lut4_I2_O)        0.045     0.403 r  blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg_i_1/O
                         net (fo=1, routed)           0.000     0.403    blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg_i_1_n_0
    SLICE_X30Y77         LDCE                                         r  blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/C
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          0.200     0.364    blockdesign_i/module_keypad/keypad_0/U0/state[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.045     0.409 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.409    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X32Y77         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.306ns (74.323%)  route 0.106ns (25.677%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.106     0.270    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X31Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.315 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.000     0.315    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[2]_i_5_n_0
    SLICE_X31Y76         MUXF7 (Prop_muxf7_I1_O)      0.074     0.389 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.389    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X31Y76         MUXF8 (Prop_muxf8_I0_O)      0.023     0.412 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X31Y76         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.897%)  route 0.248ns (57.103%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.248     0.389    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.045     0.434 r  blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg_i_1/O
                         net (fo=1, routed)           0.000     0.434    blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg_i_1_n_0
    SLICE_X30Y77         LDCE                                         r  blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.275ns (60.494%)  route 0.180ns (39.506%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/C
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/Q
                         net (fo=2, routed)           0.180     0.344    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.455 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.455    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_6
    SLICE_X34Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.254ns (53.913%)  route 0.217ns (46.087%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/C
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.161     0.325    blockdesign_i/module_keypad/keypad_0/U0/state[0]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.045     0.370 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.056     0.426    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_3_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.045     0.471 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.471    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X30Y78         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.279ns (59.020%)  route 0.194ns (40.980%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/C
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/Q
                         net (fo=3, routed)           0.194     0.358    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.473 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.473    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_7
    SLICE_X34Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.275ns (57.907%)  route 0.200ns (42.093%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[21]/C
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[21]/Q
                         net (fo=4, routed)           0.200     0.364    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[21]
    SLICE_X34Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.475 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.475    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_6
    SLICE_X34Y93         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.275ns (57.907%)  route 0.200ns (42.093%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/C
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/Q
                         net (fo=4, routed)           0.200     0.364    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.475 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.475    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_6
    SLICE_X34Y94         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.071ns  (logic 4.086ns (40.570%)  route 5.985ns (59.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.646     2.940    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X42Y86         FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[6]/Q
                         net (fo=74, routed)          5.985     9.443    leds2_OBUF[4]
    Y7                   OBUF (Prop_obuf_I_O)         3.568    13.011 r  leds2_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.011    leds2[4]
    Y7                                                                r  leds2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.166ns  (logic 4.018ns (43.841%)  route 5.147ns (56.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.845     3.139    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y102        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.147     8.804    status_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.305 r  status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.305    status_led[2]
    G14                                                               r  status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[4]_rep_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.308ns  (logic 4.092ns (43.959%)  route 5.216ns (56.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.645     2.939    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X36Y84         FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[4]_rep_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[4]_rep_lopt_replica/Q
                         net (fo=1, routed)           5.216     8.673    lopt
    U8                   OBUF (Prop_obuf_I_O)         3.574    12.247 r  leds2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.247    leds2[2]
    U8                                                                r  leds2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 4.022ns (45.045%)  route 4.907ns (54.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.904     3.198    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X59Y105        FDRE                                         r  blockdesign_i/test_modulator_0/U0/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  blockdesign_i/test_modulator_0/U0/signal_o_reg/Q
                         net (fo=3, routed)           4.907     8.561    signal_o_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.566    12.126 r  signal_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.126    signal_o
    V17                                                               r  signal_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 3.982ns (44.294%)  route 5.007ns (55.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.646     2.940    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X40Y85         FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[5]/Q
                         net (fo=64, routed)          5.007     8.403    leds2_OBUF[3]
    W6                   OBUF (Prop_obuf_I_O)         3.526    11.929 r  leds2_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.929    leds2[3]
    W6                                                                r  leds2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 4.031ns (46.216%)  route 4.691ns (53.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.646     2.940    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X42Y86         FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[7]/Q
                         net (fo=9, routed)           4.691     8.149    leds2_OBUF[5]
    F20                  OBUF (Prop_obuf_I_O)         3.513    11.662 r  leds2_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.662    leds2[5]
    F20                                                               r  leds2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/rsa_data_ready_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 4.048ns (48.045%)  route 4.377ns (51.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.845     3.139    blockdesign_i/connection_embedded/rsa_data_ready_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y101        FDRE                                         r  blockdesign_i/connection_embedded/rsa_data_ready_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/rsa_data_ready_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           4.377     8.034    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.564 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.564    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/comunication_protocol_0/U0/data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.380ns  (logic 4.075ns (48.635%)  route 4.304ns (51.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.648     2.942    blockdesign_i/comunication_protocol_0/U0/clk
    SLICE_X38Y87         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  blockdesign_i/comunication_protocol_0/U0/data_ready_reg/Q
                         net (fo=5, routed)           4.304     7.764    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    11.322 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.322    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.852ns  (logic 4.113ns (52.382%)  route 3.739ns (47.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.845     3.139    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y102        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           3.739     7.396    status_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    10.991 r  status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.991    status_led[1]
    L14                                                               r  status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 4.101ns (52.511%)  route 3.709ns (47.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.845     3.139    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y102        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           3.709     7.366    status_led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    10.948 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.948    status_led[0]
    M15                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.141ns (34.865%)  route 0.263ns (65.135%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.556     0.892    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/Q
                         net (fo=7, routed)           0.263     1.296    blockdesign_i/encoder_4b5b_0/U0/Data_in_temp_0
    SLICE_X49Y98         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/bits_sent_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.231ns (52.263%)  route 0.211ns (47.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.633     0.969    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X52Y107        FDRE                                         r  blockdesign_i/test_modulator_0/U0/bits_sent_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 f  blockdesign_i/test_modulator_0/U0/bits_sent_reg[22]/Q
                         net (fo=2, routed)           0.065     1.175    blockdesign_i/test_modulator_0/U0/bits_sent_reg[22]
    SLICE_X53Y107        LUT5 (Prop_lut5_I4_O)        0.045     1.220 f  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_2/O
                         net (fo=2, routed)           0.146     1.366    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_2_n_0
    SLICE_X53Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.411 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.411    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X53Y107        LDCE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.186ns (39.874%)  route 0.280ns (60.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.638     0.974    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y100        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[5]/Q
                         net (fo=3, routed)           0.171     1.286    blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[5]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.331 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]_i_1/O
                         net (fo=1, routed)           0.109     1.440    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]_i_1_n_0
    SLICE_X48Y99         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/bits_sent_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.231ns (48.904%)  route 0.241ns (51.096%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.633     0.969    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X52Y107        FDRE                                         r  blockdesign_i/test_modulator_0/U0/bits_sent_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  blockdesign_i/test_modulator_0/U0/bits_sent_reg[22]/Q
                         net (fo=2, routed)           0.065     1.175    blockdesign_i/test_modulator_0/U0/bits_sent_reg[22]
    SLICE_X53Y107        LUT5 (Prop_lut5_I4_O)        0.045     1.220 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_2/O
                         net (fo=2, routed)           0.060     1.280    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_2_n_0
    SLICE_X53Y107        LUT3 (Prop_lut3_I1_O)        0.045     1.325 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     1.441    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_1_n_0
    SLICE_X53Y107        LDCE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.227ns (39.626%)  route 0.346ns (60.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.557     0.893    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X47Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/Q
                         net (fo=3, routed)           0.161     1.182    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I0_O)        0.099     1.281 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.185     1.465    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X48Y99         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.185ns (30.030%)  route 0.431ns (69.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.556     0.892    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=400, routed)         0.297     1.329    blockdesign_i/encoder_4b5b_0/U0/Data_out0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.044     1.373 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=193, routed)         0.134     1.508    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X49Y98         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/run_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.230ns (42.631%)  route 0.310ns (57.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.633     0.969    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/test_modulator_0/U0/run_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.128     1.097 f  blockdesign_i/test_modulator_0/U0/run_reg_reg/Q
                         net (fo=2, routed)           0.102     1.199    blockdesign_i/test_modulator_0/U0/run_reg
    SLICE_X53Y108        LUT3 (Prop_lut3_I1_O)        0.102     1.301 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.208     1.509    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X53Y109        LDCE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.231ns (37.424%)  route 0.386ns (62.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.557     0.893    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X47Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/Q
                         net (fo=3, routed)           0.161     1.182    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.103     1.285 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.225     1.510    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X48Y99         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.189ns (33.279%)  route 0.379ns (66.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.638     0.974    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y100        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[5]/Q
                         net (fo=3, routed)           0.171     1.286    blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[5]
    SLICE_X48Y99         LUT4 (Prop_lut4_I2_O)        0.048     1.334 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]_i_1/O
                         net (fo=1, routed)           0.208     1.542    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]_i_1_n_0
    SLICE_X48Y99         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.185ns (30.701%)  route 0.418ns (69.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.633     0.969    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.302     1.412    blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X53Y108        LUT3 (Prop_lut3_I2_O)        0.044     1.456 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.116     1.572    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]_i_1_n_0
    SLICE_X53Y109        LDCE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.142ns (20.550%)  route 4.415ns (79.450%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.875     5.557    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.518     2.697    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y83         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[25]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.142ns (20.550%)  route 4.415ns (79.450%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.875     5.557    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.518     2.697    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y83         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[26]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.142ns (20.550%)  route 4.415ns (79.450%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.875     5.557    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.518     2.697    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y83         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[27]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.142ns (20.550%)  route 4.415ns (79.450%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.875     5.557    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.518     2.697    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y83         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[28]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 1.142ns (20.796%)  route 4.349ns (79.204%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.810     5.491    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y81         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.515     2.694    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y81         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[17]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 1.142ns (20.796%)  route 4.349ns (79.204%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.810     5.491    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y81         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.515     2.694    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y81         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[18]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 1.142ns (20.796%)  route 4.349ns (79.204%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.810     5.491    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y81         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.515     2.694    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y81         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[19]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 1.142ns (20.796%)  route 4.349ns (79.204%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.810     5.491    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y81         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.515     2.694    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y81         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[20]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.421ns  (logic 1.142ns (21.068%)  route 4.279ns (78.932%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.739     5.421    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.519     2.698    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y84         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.421ns  (logic 1.142ns (21.068%)  route 4.279ns (78.932%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.589     2.107    blockdesign_i/module_keypad/keypad_0/U0/state[1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     2.231 r  blockdesign_i/module_keypad/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           1.004     3.235    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[0]
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.152     3.387 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.947     4.334    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.348     4.682 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.739     5.421    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        1.519     2.698    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X31Y84         FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        LDCE                         0.000     0.000 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]/G
    SLICE_X53Y109        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.101     0.259    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X51Y109        FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.905     1.271    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X51Y109        FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        LDCE                         0.000     0.000 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]/G
    SLICE_X53Y107        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.905     1.271    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.302%)  route 0.113ns (41.698%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        LDCE                         0.000     0.000 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/G
    SLICE_X53Y109        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.113     0.271    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.905     1.271    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.781%)  route 0.153ns (49.219%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        LDCE                         0.000     0.000 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/G
    SLICE_X53Y109        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.153     0.311    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X51Y109        FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.905     1.271    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X51Y109        FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.477%)  route 0.175ns (52.523%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/G
    SLICE_X48Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/Q
                         net (fo=1, routed)           0.175     0.333    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[0]
    SLICE_X47Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.825     1.191    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X47Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.158ns (46.344%)  route 0.183ns (53.656%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/G
    SLICE_X48Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/Q
                         net (fo=1, routed)           0.183     0.341    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[5]
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.825     1.191    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.158ns (46.274%)  route 0.183ns (53.726%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/G
    SLICE_X49Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/Q
                         net (fo=1, routed)           0.183     0.341    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[3]
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.825     1.191    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[3]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.158ns (44.506%)  route 0.197ns (55.494%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/G
    SLICE_X48Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/Q
                         net (fo=1, routed)           0.197     0.355    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[1]
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.825     1.191    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.158ns (40.714%)  route 0.230ns (59.286%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]/G
    SLICE_X49Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]/Q
                         net (fo=1, routed)           0.230     0.388    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[2]
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.825     1.191    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.158ns (39.805%)  route 0.239ns (60.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/G
    SLICE_X48Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/Q
                         net (fo=1, routed)           0.239     0.397    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[4]
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2617, routed)        0.825     1.191    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y99         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[4]/C





