<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="kgp_risc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Master_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Master_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_Master_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Master_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_alu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_alu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_alu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_arithshift_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_arithshift_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_control_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_datamem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_datamem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_imem_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_imem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_imem_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_imem_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_instrmem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_instrmem_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_logicshifter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_logicshifter_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_twoscomp_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_twoscomp_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1636487612" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1636487612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636487612" xil_pn:in_ck="271703000039515392" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1636487612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RISC.v"/>
      <outfile xil_pn:name="TB_Master.v"/>
      <outfile xil_pn:name="TB_adder.v"/>
      <outfile xil_pn:name="TB_alu.v"/>
      <outfile xil_pn:name="TB_arithshift.v"/>
      <outfile xil_pn:name="TB_control.v"/>
      <outfile xil_pn:name="TB_datamem.v"/>
      <outfile xil_pn:name="TB_instrmem.v"/>
      <outfile xil_pn:name="TB_logicshifter.v"/>
      <outfile xil_pn:name="TB_risc2.v"/>
      <outfile xil_pn:name="TB_twoscomp.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alucontrol.v"/>
      <outfile xil_pn:name="arithmeticshifter.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="logicshifter.v"/>
      <outfile xil_pn:name="mux2to1.v"/>
      <outfile xil_pn:name="mux3to1.v"/>
      <outfile xil_pn:name="nextinstr.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="risc_style2.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="twoscomplement.v"/>
    </transform>
    <transform xil_pn:end_ts="1636487612" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4723833557635503400" xil_pn:start_ts="1636487612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636487612" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5121366383800580342" xil_pn:start_ts="1636487612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636487613" xil_pn:in_ck="-3609187744356971594" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4380189786115171924" xil_pn:start_ts="1636487612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DataMem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DataMem.v"/>
      <outfile xil_pn:name="ipcore_dir/instrmem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instrmem.v"/>
    </transform>
    <transform xil_pn:end_ts="1636487613" xil_pn:in_ck="-6261682820875198450" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1636487613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RISC.v"/>
      <outfile xil_pn:name="TB_Master.v"/>
      <outfile xil_pn:name="TB_adder.v"/>
      <outfile xil_pn:name="TB_alu.v"/>
      <outfile xil_pn:name="TB_arithshift.v"/>
      <outfile xil_pn:name="TB_control.v"/>
      <outfile xil_pn:name="TB_datamem.v"/>
      <outfile xil_pn:name="TB_instrmem.v"/>
      <outfile xil_pn:name="TB_logicshifter.v"/>
      <outfile xil_pn:name="TB_risc2.v"/>
      <outfile xil_pn:name="TB_twoscomp.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alucontrol.v"/>
      <outfile xil_pn:name="arithmeticshifter.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="ipcore_dir/DataMem.v"/>
      <outfile xil_pn:name="ipcore_dir/instrmem.v"/>
      <outfile xil_pn:name="logicshifter.v"/>
      <outfile xil_pn:name="mux2to1.v"/>
      <outfile xil_pn:name="mux3to1.v"/>
      <outfile xil_pn:name="nextinstr.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="risc_style2.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="twoscomplement.v"/>
    </transform>
    <transform xil_pn:end_ts="1636487625" xil_pn:in_ck="-6261682820875198450" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-357042975527218049" xil_pn:start_ts="1636487613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Master_beh.prj"/>
      <outfile xil_pn:name="TB_Master_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1636487625" xil_pn:in_ck="-6029332748580085558" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3373820359490886914" xil_pn:start_ts="1636487625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_Master_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
