{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401243410485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401243410486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 04:16:50 2014 " "Processing started: Wed May 28 04:16:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401243410486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401243410486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projekat -c Projekat " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projekat -c Projekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401243410486 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1401243411085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kes/instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kes/instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_cache_mem-behavior " "Found design unit 1: instruction_cache_mem-behavior" {  } { { "KES/INSTRUCTION.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/INSTRUCTION.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412055 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_mem " "Found entity 1: instruction_cache_mem" {  } { { "KES/INSTRUCTION.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/INSTRUCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kes/data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kes/data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-behavior " "Found design unit 1: Data_Mem-behavior" {  } { { "KES/DATA.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/DATA.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412062 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "KES/DATA.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/DATA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kes/arbitrary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kes/arbitrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arbitrary-behavior " "Found design unit 1: Arbitrary-behavior" {  } { { "KES/Arbitrary.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/Arbitrary.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412070 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arbitrary " "Found entity 1: Arbitrary" {  } { { "KES/Arbitrary.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/Arbitrary.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_phase/if_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_phase/if_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PHASE-structural " "Found design unit 1: IF_PHASE-structural" {  } { { "IF_PHASE/IF_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412079 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PHASE " "Found entity 1: IF_PHASE" {  } { { "IF_PHASE/IF_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_phase/if_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_phase/if_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC-Behavioral " "Found design unit 1: IF_PC-Behavioral" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412089 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC " "Found entity 1: IF_PC" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_phase/if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_phase/if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-behavioral " "Found design unit 1: IF_ID-behavioral" {  } { { "IF_PHASE/IF_ID.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_ID.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412097 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_PHASE/IF_ID.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_phase/id_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_phase/id_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_file-behavioral " "Found design unit 1: Reg_file-behavioral" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412107 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_phase/id_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_phase/id_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_PHASE-structural " "Found design unit 1: ID_PHASE-structural" {  } { { "ID_PHASE/ID_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412118 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_PHASE " "Found entity 1: ID_PHASE" {  } { { "ID_PHASE/ID_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_phase/id_opdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_phase/id_opdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_OPDecode-behavioral " "Found design unit 1: ID_OPDecode-behavioral" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412129 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_OPDecode " "Found entity 1: ID_OPDecode" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_phase/id_exe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_phase/id_exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EXE-behavioral " "Found design unit 1: ID_EXE-behavioral" {  } { { "ID_PHASE/ID_EXE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_EXE.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412139 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "ID_PHASE/ID_EXE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_EXE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB-behavioral " "Found design unit 1: SUB-behavioral" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412148 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/loadstore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/loadstore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LoadStore-behavioral " "Found design unit 1: LoadStore-behavioral" {  } { { "EXE_PHASE/LoadStore.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/LoadStore.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412159 ""} { "Info" "ISGN_ENTITY_NAME" "1 LoadStore " "Found entity 1: LoadStore" {  } { { "EXE_PHASE/LoadStore.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/LoadStore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/immedopextension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/immedopextension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmedOp-arch " "Found design unit 1: ImmedOp-arch" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412168 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmedOp " "Found entity 1: ImmedOp" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/exe_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/exe_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_PHASE-structural " "Found design unit 1: EXE_PHASE-structural" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412179 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_PHASE " "Found entity 1: EXE_PHASE" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSR-Behavioral " "Found design unit 1: CSR-Behavioral" {  } { { "EXE_PHASE/CSR.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/CSR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412188 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSR " "Found entity 1: CSR" {  } { { "EXE_PHASE/CSR.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/CSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/bblinstr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/bblinstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BBL-behavioral " "Found design unit 1: BBL-behavioral" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412199 ""} { "Info" "ISGN_ENTITY_NAME" "1 BBL " "Found entity 1: BBL" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-behavioral " "Found design unit 1: ADD-behavioral" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412219 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/package - instr_type.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/package - instr_type.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pack " "Found design unit 1: Pack" {  } { { "CPU/Package - instr_type.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/Package - instr_type.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline-pipe " "Found design unit 1: Pipeline-pipe" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/exe_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/exe_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_MEM-behavioral " "Found design unit 1: EXE_MEM-behavioral" {  } { { "EXE_PHASE/EXE_MEM.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_MEM.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412242 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM " "Found entity 1: EXE_MEM" {  } { { "EXE_PHASE/EXE_MEM.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_phase/mem_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_phase/mem_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_PHASE-structural " "Found design unit 1: MEM_PHASE-structural" {  } { { "MEM_PHASE/MEM_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_PHASE.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412248 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_PHASE " "Found entity 1: MEM_PHASE" {  } { { "MEM_PHASE/MEM_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_PHASE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_phase/mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_phase/mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB-behavioral " "Found design unit 1: MEM_WB-behavioral" {  } { { "MEM_PHASE/MEM_WB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_WB.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412255 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_PHASE/MEM_WB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401243412255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401243412255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline " "Elaborating entity \"Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401243412803 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "req_exe CPU.vhd(167) " "VHDL Signal Declaration warning at CPU.vhd(167): used implicit default value for signal \"req_exe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1401243413059 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_exe CPU.vhd(167) " "Verilog HDL or VHDL warning at CPU.vhd(167): object \"ack_exe\" assigned a value but never read" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401243413060 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRout_MEM CPU.vhd(182) " "Verilog HDL or VHDL warning at CPU.vhd(182): object \"IRout_MEM\" assigned a value but never read" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401243413061 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUout_out_MEM CPU.vhd(183) " "Verilog HDL or VHDL warning at CPU.vhd(183): object \"ALUout_out_MEM\" assigned a value but never read" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401243413061 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCnew_out_MEM CPU.vhd(184) " "Verilog HDL or VHDL warning at CPU.vhd(184): object \"PCnew_out_MEM\" assigned a value but never read" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401243413062 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Load_out_MEM CPU.vhd(186) " "Verilog HDL or VHDL warning at CPU.vhd(186): object \"Load_out_MEM\" assigned a value but never read" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401243413062 "|Pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PHASE IF_PHASE:IF_faza " "Elaborating entity \"IF_PHASE\" for hierarchy \"IF_PHASE:IF_faza\"" {  } { { "CPU/CPU.vhd" "IF_faza" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243413821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC IF_PHASE:IF_faza\|IF_PC:IF_PC_reg " "Elaborating entity \"IF_PC\" for hierarchy \"IF_PHASE:IF_faza\|IF_PC:IF_PC_reg\"" {  } { { "IF_PHASE/IF_PHASE.vhd" "IF_PC_reg" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243413932 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brnc_cond_in IF_PC.vhd(35) " "VHDL Process Statement warning at IF_PC.vhd(35): signal \"brnc_cond_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243413974 "|Pipeline|IF_PHASE:IF_faza|IF_PC:IF_PC_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBL_flag_in IF_PC.vhd(35) " "VHDL Process Statement warning at IF_PC.vhd(35): signal \"BBL_flag_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243413975 "|Pipeline|IF_PHASE:IF_faza|IF_PC:IF_PC_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JMPaddr IF_PC.vhd(37) " "VHDL Process Statement warning at IF_PC.vhd(37): signal \"JMPaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243413975 "|Pipeline|IF_PHASE:IF_faza|IF_PC:IF_PC_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT IF_PC.vhd(43) " "VHDL Process Statement warning at IF_PC.vhd(43): signal \"INIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243413975 "|Pipeline|IF_PHASE:IF_faza|IF_PC:IF_PC_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache_mem IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem " "Elaborating entity \"instruction_cache_mem\" for hierarchy \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\"" {  } { { "IF_PHASE/IF_PHASE.vhd" "instruction_mem" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243413979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_PHASE:IF_faza\|IF_ID:IF_ID_stanglica " "Elaborating entity \"IF_ID\" for hierarchy \"IF_PHASE:IF_faza\|IF_ID:IF_ID_stanglica\"" {  } { { "IF_PHASE/IF_PHASE.vhd" "IF_ID_stanglica" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_PHASE ID_PHASE:ID_faza " "Elaborating entity \"ID_PHASE\" for hierarchy \"ID_PHASE:ID_faza\"" {  } { { "CPU/CPU.vhd" "ID_faza" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_file ID_PHASE:ID_faza\|Reg_file:RegFile " "Elaborating entity \"Reg_file\" for hierarchy \"ID_PHASE:ID_faza\|Reg_file:RegFile\"" {  } { { "ID_PHASE/ID_PHASE.vhd" "RegFile" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414064 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(97) " "VHDL Process Statement warning at ID_RegFile.vhd(97): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414158 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rn ID_RegFile.vhd(97) " "VHDL Process Statement warning at ID_RegFile.vhd(97): signal \"rd_addr_Rn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414159 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(98) " "VHDL Process Statement warning at ID_RegFile.vhd(98): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414159 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rd ID_RegFile.vhd(98) " "VHDL Process Statement warning at ID_RegFile.vhd(98): signal \"rd_addr_Rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414159 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(99) " "VHDL Process Statement warning at ID_RegFile.vhd(99): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414159 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rm ID_RegFile.vhd(99) " "VHDL Process Statement warning at ID_RegFile.vhd(99): signal \"rd_addr_Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414160 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(100) " "VHDL Process Statement warning at ID_RegFile.vhd(100): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414160 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rs ID_RegFile.vhd(100) " "VHDL Process Statement warning at ID_RegFile.vhd(100): signal \"rd_addr_Rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414160 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rn ID_RegFile.vhd(47) " "VHDL Process Statement warning at ID_RegFile.vhd(47): inferring latch(es) for signal or variable \"rd_addr_Rn\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414160 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rd ID_RegFile.vhd(47) " "VHDL Process Statement warning at ID_RegFile.vhd(47): inferring latch(es) for signal or variable \"rd_addr_Rd\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414161 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rm ID_RegFile.vhd(47) " "VHDL Process Statement warning at ID_RegFile.vhd(47): inferring latch(es) for signal or variable \"rd_addr_Rm\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414161 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rs ID_RegFile.vhd(47) " "VHDL Process Statement warning at ID_RegFile.vhd(47): inferring latch(es) for signal or variable \"rd_addr_Rs\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414161 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[0\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rs\[0\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414161 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[1\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rs\[1\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414161 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[2\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rs\[2\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414162 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[3\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rs\[3\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414162 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[0\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rm\[0\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414162 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[1\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rm\[1\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414162 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[2\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rm\[2\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414162 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[3\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rm\[3\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414163 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[0\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rd\[0\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414163 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[1\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rd\[1\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414163 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[2\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rd\[2\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414163 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[3\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rd\[3\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414163 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[0\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rn\[0\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414163 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[1\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rn\[1\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414164 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[2\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rn\[2\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414164 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[3\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rn\[3\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414164 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_OPDecode ID_PHASE:ID_faza\|ID_OPDecode:OPDecode " "Elaborating entity \"ID_OPDecode\" for hierarchy \"ID_PHASE:ID_faza\|ID_OPDecode:OPDecode\"" {  } { { "ID_PHASE/ID_PHASE.vhd" "OPDecode" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414170 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction ID_OPDecode.vhd(25) " "VHDL Process Statement warning at ID_OPDecode.vhd(25): inferring latch(es) for signal or variable \"instruction\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414226 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.S ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.S\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414226 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.BBL ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.BBL\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414226 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.LS ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.LS\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414226 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.DP_I ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.DP_I\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414226 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.DP_R ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.DP_R\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414226 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_PHASE:ID_faza\|ID_EXE:ID_EXE_stanglica " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_PHASE:ID_faza\|ID_EXE:ID_EXE_stanglica\"" {  } { { "ID_PHASE/ID_PHASE.vhd" "ID_EXE_stanglica" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_PHASE EXE_PHASE:EXE_faza " "Elaborating entity \"EXE_PHASE\" for hierarchy \"EXE_PHASE:EXE_faza\"" {  } { { "CPU/CPU.vhd" "EXE_faza" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_PHASE:EXE_faza\|ALU:ALU_comp " "Elaborating entity \"ALU\" for hierarchy \"EXE_PHASE:EXE_faza\|ALU:ALU_comp\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "ALU_comp" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414327 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_flag ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"DP_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414541 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_R_in ALU.vhd(139) " "VHDL Process Statement warning at ALU.vhd(139): signal \"DP_R_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414541 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(143) " "VHDL Process Statement warning at ALU.vhd(143): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414542 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(145) " "VHDL Process Statement warning at ALU.vhd(145): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414542 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(149) " "VHDL Process Statement warning at ALU.vhd(149): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414542 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(151) " "VHDL Process Statement warning at ALU.vhd(151): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414542 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(155) " "VHDL Process Statement warning at ALU.vhd(155): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414542 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(157) " "VHDL Process Statement warning at ALU.vhd(157): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414543 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_I_in ALU.vhd(163) " "VHDL Process Statement warning at ALU.vhd(163): signal \"DP_I_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414543 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(176) " "VHDL Process Statement warning at ALU.vhd(176): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414543 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(176) " "VHDL Process Statement warning at ALU.vhd(176): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414543 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(201) " "VHDL Process Statement warning at ALU.vhd(201): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414543 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(203) " "VHDL Process Statement warning at ALU.vhd(203): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414544 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(212) " "VHDL Process Statement warning at ALU.vhd(212): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414544 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(217) " "VHDL Process Statement warning at ALU.vhd(217): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414544 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414544 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414544 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_PC ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"dest_PC\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414545 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414545 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vout ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"vout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414545 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swapAtoB ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"swapAtoB\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414545 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addrAtoB ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"addrAtoB\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414546 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swapBtoA ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"swapBtoA\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414546 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addrBtoA ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"addrBtoA\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414546 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zout ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"zout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414546 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nout ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"nout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414546 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414547 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ALU.vhd(127) " "Inferred latch for \"output\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414547 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ALU.vhd(127) " "Inferred latch for \"output\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414547 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ALU.vhd(127) " "Inferred latch for \"output\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414547 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ALU.vhd(127) " "Inferred latch for \"output\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414547 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ALU.vhd(127) " "Inferred latch for \"output\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414547 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ALU.vhd(127) " "Inferred latch for \"output\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414548 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ALU.vhd(127) " "Inferred latch for \"output\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414548 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ALU.vhd(127) " "Inferred latch for \"output\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414548 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] ALU.vhd(127) " "Inferred latch for \"output\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414548 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] ALU.vhd(127) " "Inferred latch for \"output\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414549 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] ALU.vhd(127) " "Inferred latch for \"output\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414549 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] ALU.vhd(127) " "Inferred latch for \"output\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414549 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] ALU.vhd(127) " "Inferred latch for \"output\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414549 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] ALU.vhd(127) " "Inferred latch for \"output\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414549 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] ALU.vhd(127) " "Inferred latch for \"output\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414549 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] ALU.vhd(127) " "Inferred latch for \"output\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414550 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] ALU.vhd(127) " "Inferred latch for \"output\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414550 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] ALU.vhd(127) " "Inferred latch for \"output\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414550 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] ALU.vhd(127) " "Inferred latch for \"output\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414550 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] ALU.vhd(127) " "Inferred latch for \"output\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414550 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] ALU.vhd(127) " "Inferred latch for \"output\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414550 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] ALU.vhd(127) " "Inferred latch for \"output\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414551 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] ALU.vhd(127) " "Inferred latch for \"output\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414551 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] ALU.vhd(127) " "Inferred latch for \"output\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414551 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] ALU.vhd(127) " "Inferred latch for \"output\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414551 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] ALU.vhd(127) " "Inferred latch for \"output\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414551 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] ALU.vhd(127) " "Inferred latch for \"output\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414552 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] ALU.vhd(127) " "Inferred latch for \"output\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414552 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] ALU.vhd(127) " "Inferred latch for \"output\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414552 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] ALU.vhd(127) " "Inferred latch for \"output\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414552 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] ALU.vhd(127) " "Inferred latch for \"output\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414552 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] ALU.vhd(127) " "Inferred latch for \"output\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414553 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nout ALU.vhd(127) " "Inferred latch for \"nout\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414553 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zout ALU.vhd(127) " "Inferred latch for \"zout\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414553 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrBtoA\[0\] ALU.vhd(127) " "Inferred latch for \"addrBtoA\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414553 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrBtoA\[1\] ALU.vhd(127) " "Inferred latch for \"addrBtoA\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414553 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrBtoA\[2\] ALU.vhd(127) " "Inferred latch for \"addrBtoA\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414554 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrBtoA\[3\] ALU.vhd(127) " "Inferred latch for \"addrBtoA\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414554 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[0\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414554 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[1\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414554 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[2\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414554 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[3\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414554 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[4\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414555 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[5\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414555 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[6\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414555 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[7\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414555 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[8\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414555 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[9\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414555 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[10\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414556 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[11\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414556 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[12\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414556 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[13\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414556 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[14\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414556 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[15\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414557 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[16\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414557 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[17\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414557 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[18\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414557 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[19\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414557 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[20\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414557 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[21\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414558 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[22\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414558 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[23\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414558 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[24\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414558 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[25\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414558 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[26\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414558 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[27\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414559 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[28\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414559 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[29\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414559 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[30\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414559 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[31\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414559 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrAtoB\[0\] ALU.vhd(127) " "Inferred latch for \"addrAtoB\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414560 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrAtoB\[1\] ALU.vhd(127) " "Inferred latch for \"addrAtoB\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414560 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrAtoB\[2\] ALU.vhd(127) " "Inferred latch for \"addrAtoB\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414560 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrAtoB\[3\] ALU.vhd(127) " "Inferred latch for \"addrAtoB\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414560 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[0\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414560 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[1\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414560 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[2\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414561 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[3\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414561 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[4\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414561 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[5\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414561 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[6\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414561 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[7\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414562 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[8\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414562 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[9\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414562 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[10\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414562 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[11\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414562 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[12\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414562 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[13\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414563 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[14\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414563 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[15\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414563 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[16\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414563 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[17\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414563 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[18\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414563 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[19\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414564 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[20\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414564 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[21\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414564 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[22\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414564 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[23\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414564 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[24\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414564 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[25\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414564 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[26\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414564 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[27\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[28\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[29\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[30\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[31\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vout ALU.vhd(127) " "Inferred latch for \"vout\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout ALU.vhd(127) " "Inferred latch for \"cout\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_PC ALU.vhd(127) " "Inferred latch for \"dest_PC\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] ALU.vhd(127) " "Inferred latch for \"a\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] ALU.vhd(127) " "Inferred latch for \"a\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] ALU.vhd(127) " "Inferred latch for \"a\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414565 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] ALU.vhd(127) " "Inferred latch for \"a\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] ALU.vhd(127) " "Inferred latch for \"a\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] ALU.vhd(127) " "Inferred latch for \"a\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] ALU.vhd(127) " "Inferred latch for \"a\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] ALU.vhd(127) " "Inferred latch for \"a\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] ALU.vhd(127) " "Inferred latch for \"a\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] ALU.vhd(127) " "Inferred latch for \"a\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] ALU.vhd(127) " "Inferred latch for \"a\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] ALU.vhd(127) " "Inferred latch for \"a\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] ALU.vhd(127) " "Inferred latch for \"a\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] ALU.vhd(127) " "Inferred latch for \"a\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414566 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] ALU.vhd(127) " "Inferred latch for \"a\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] ALU.vhd(127) " "Inferred latch for \"a\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] ALU.vhd(127) " "Inferred latch for \"a\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] ALU.vhd(127) " "Inferred latch for \"a\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] ALU.vhd(127) " "Inferred latch for \"a\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] ALU.vhd(127) " "Inferred latch for \"a\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] ALU.vhd(127) " "Inferred latch for \"a\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] ALU.vhd(127) " "Inferred latch for \"a\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] ALU.vhd(127) " "Inferred latch for \"a\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] ALU.vhd(127) " "Inferred latch for \"a\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] ALU.vhd(127) " "Inferred latch for \"a\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414567 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] ALU.vhd(127) " "Inferred latch for \"a\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] ALU.vhd(127) " "Inferred latch for \"a\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] ALU.vhd(127) " "Inferred latch for \"a\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] ALU.vhd(127) " "Inferred latch for \"a\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] ALU.vhd(127) " "Inferred latch for \"a\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] ALU.vhd(127) " "Inferred latch for \"a\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] ALU.vhd(127) " "Inferred latch for \"a\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] ALU.vhd(127) " "Inferred latch for \"b\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] ALU.vhd(127) " "Inferred latch for \"b\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] ALU.vhd(127) " "Inferred latch for \"b\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] ALU.vhd(127) " "Inferred latch for \"b\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414568 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] ALU.vhd(127) " "Inferred latch for \"b\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] ALU.vhd(127) " "Inferred latch for \"b\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] ALU.vhd(127) " "Inferred latch for \"b\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] ALU.vhd(127) " "Inferred latch for \"b\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] ALU.vhd(127) " "Inferred latch for \"b\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] ALU.vhd(127) " "Inferred latch for \"b\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] ALU.vhd(127) " "Inferred latch for \"b\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] ALU.vhd(127) " "Inferred latch for \"b\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] ALU.vhd(127) " "Inferred latch for \"b\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] ALU.vhd(127) " "Inferred latch for \"b\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] ALU.vhd(127) " "Inferred latch for \"b\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414569 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] ALU.vhd(127) " "Inferred latch for \"b\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] ALU.vhd(127) " "Inferred latch for \"b\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] ALU.vhd(127) " "Inferred latch for \"b\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] ALU.vhd(127) " "Inferred latch for \"b\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] ALU.vhd(127) " "Inferred latch for \"b\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] ALU.vhd(127) " "Inferred latch for \"b\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] ALU.vhd(127) " "Inferred latch for \"b\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] ALU.vhd(127) " "Inferred latch for \"b\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] ALU.vhd(127) " "Inferred latch for \"b\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] ALU.vhd(127) " "Inferred latch for \"b\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414570 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] ALU.vhd(127) " "Inferred latch for \"b\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414571 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] ALU.vhd(127) " "Inferred latch for \"b\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414571 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] ALU.vhd(127) " "Inferred latch for \"b\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414571 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] ALU.vhd(127) " "Inferred latch for \"b\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414571 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] ALU.vhd(127) " "Inferred latch for \"b\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414571 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] ALU.vhd(127) " "Inferred latch for \"b\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414571 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] ALU.vhd(127) " "Inferred latch for \"b\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414571 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD EXE_PHASE:EXE_faza\|ALU:ALU_comp\|ADD:ADDd " "Elaborating entity \"ADD\" for hierarchy \"EXE_PHASE:EXE_faza\|ALU:ALU_comp\|ADD:ADDd\"" {  } { { "EXE_PHASE/ALU.vhd" "ADDd" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414574 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(32) " "VHDL Process Statement warning at ADD.vhd(32): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414590 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(33) " "VHDL Process Statement warning at ADD.vhd(33): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414591 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(34) " "VHDL Process Statement warning at ADD.vhd(34): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414591 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(35) " "VHDL Process Statement warning at ADD.vhd(35): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414591 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB EXE_PHASE:EXE_faza\|ALU:ALU_comp\|SUB:SUBb " "Elaborating entity \"SUB\" for hierarchy \"EXE_PHASE:EXE_faza\|ALU:ALU_comp\|SUB:SUBb\"" {  } { { "EXE_PHASE/ALU.vhd" "SUBb" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(32) " "VHDL Process Statement warning at SUB.vhd(32): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414615 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(33) " "VHDL Process Statement warning at SUB.vhd(33): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414615 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(34) " "VHDL Process Statement warning at SUB.vhd(34): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414615 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(35) " "VHDL Process Statement warning at SUB.vhd(35): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414615 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSR EXE_PHASE:EXE_faza\|CSR:CSR_comp " "Elaborating entity \"CSR\" for hierarchy \"EXE_PHASE:EXE_faza\|CSR:CSR_comp\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "CSR_comp" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414622 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input CSR.vhd(33) " "VHDL Process Statement warning at CSR.vhd(33): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/CSR.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/CSR.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414642 "|Pipeline|EXE_PHASE:EXE_faza|CSR:CSR_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSRreg CSR.vhd(41) " "VHDL Process Statement warning at CSR.vhd(41): signal \"CSRreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/CSR.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/CSR.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414642 "|Pipeline|EXE_PHASE:EXE_faza|CSR:CSR_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmedOp EXE_PHASE:EXE_faza\|ImmedOp:ImmedOp_comp " "Elaborating entity \"ImmedOp\" for hierarchy \"EXE_PHASE:EXE_faza\|ImmedOp:ImmedOp_comp\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "ImmedOp_comp" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414646 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[0\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[0\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414660 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[1\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[1\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414661 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[2\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[2\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414661 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[3\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[3\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414661 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[4\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[4\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414661 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[5\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[5\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414661 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[6\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[6\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414661 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[7\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[7\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414661 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[8\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[8\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414661 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[9\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[9\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414662 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[10\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[10\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414662 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[11\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[11\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414662 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[12\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[12\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414662 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[13\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[13\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414662 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[14\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[14\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414662 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[15\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[15\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414662 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[16\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[16\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414662 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[17\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[17\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414662 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[18\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[18\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414663 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[19\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[19\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414663 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[20\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[20\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414663 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[21\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[21\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414663 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[22\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[22\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414663 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[23\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[23\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414663 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[24\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[24\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414663 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[25\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[25\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414663 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[26\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[26\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414664 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[27\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[27\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414664 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[28\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[28\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414664 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[29\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[29\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414664 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[30\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[30\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414664 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[31\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[31\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414664 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BBL EXE_PHASE:EXE_faza\|BBL:BBL_comp " "Elaborating entity \"BBL\" for hierarchy \"EXE_PHASE:EXE_faza\|BBL:BBL_comp\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "BBL_comp" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414668 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(36) " "VHDL Process Statement warning at BBLinstr.vhd(36): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414695 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSR BBLinstr.vhd(36) " "VHDL Process Statement warning at BBLinstr.vhd(36): signal \"CSR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414695 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(37) " "VHDL Process Statement warning at BBLinstr.vhd(37): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414695 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSR BBLinstr.vhd(37) " "VHDL Process Statement warning at BBLinstr.vhd(37): signal \"CSR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414695 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(38) " "VHDL Process Statement warning at BBLinstr.vhd(38): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414695 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSR BBLinstr.vhd(38) " "VHDL Process Statement warning at BBLinstr.vhd(38): signal \"CSR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414695 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(39) " "VHDL Process Statement warning at BBLinstr.vhd(39): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414696 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBL_flag BBLinstr.vhd(41) " "VHDL Process Statement warning at BBLinstr.vhd(41): signal \"BBL_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414696 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(42) " "VHDL Process Statement warning at BBLinstr.vhd(42): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414696 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCnew BBLinstr.vhd(44) " "VHDL Process Statement warning at BBLinstr.vhd(44): signal \"PCnew\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401243414696 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADDRout BBLinstr.vhd(29) " "VHDL Process Statement warning at BBLinstr.vhd(29): inferring latch(es) for signal or variable \"ADDRout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401243414696 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[0\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[0\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414696 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[1\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[1\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414697 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[2\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[2\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414697 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[3\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[3\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414697 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[4\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[4\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414697 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[5\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[5\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414697 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[6\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[6\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414697 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[7\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[7\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414697 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[8\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[8\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414697 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[9\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[9\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414697 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[10\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[10\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414698 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[11\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[11\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414698 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[12\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[12\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414698 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[13\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[13\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414698 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[14\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[14\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414698 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[15\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[15\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414698 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[16\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[16\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414698 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[17\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[17\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414698 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[18\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[18\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414699 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[19\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[19\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414699 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[20\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[20\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414699 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[21\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[21\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414699 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[22\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[22\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414699 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[23\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[23\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414699 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[24\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[24\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414699 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[25\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[25\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414699 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[26\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[26\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414700 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[27\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[27\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414700 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[28\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[28\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414700 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[29\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[29\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414700 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[30\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[30\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414700 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[31\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[31\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401243414700 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM EXE_PHASE:EXE_faza\|EXE_MEM:EXE_MEM_stanglica " "Elaborating entity \"EXE_MEM\" for hierarchy \"EXE_PHASE:EXE_faza\|EXE_MEM:EXE_MEM_stanglica\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "EXE_MEM_stanglica" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_PHASE MEM_PHASE:MEM_faza " "Elaborating entity \"MEM_PHASE\" for hierarchy \"MEM_PHASE:MEM_faza\"" {  } { { "CPU/CPU.vhd" "MEM_faza" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414738 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Load_out_in_signal MEM_PHASE.vhd(52) " "VHDL Signal Declaration warning at MEM_PHASE.vhd(52): used implicit default value for signal \"Load_out_in_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MEM_PHASE/MEM_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_PHASE.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1401243414740 "|Pipeline|MEM_PHASE:MEM_faza"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_signal MEM_PHASE.vhd(54) " "Verilog HDL or VHDL warning at MEM_PHASE.vhd(54): object \"Data_signal\" assigned a value but never read" {  } { { "MEM_PHASE/MEM_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_PHASE.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401243414741 "|Pipeline|MEM_PHASE:MEM_faza"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_PHASE:MEM_faza\|MEM_WB:MEM_WB_stanglica " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_PHASE:MEM_faza\|MEM_WB:MEM_WB_stanglica\"" {  } { { "MEM_PHASE/MEM_PHASE.vhd" "MEM_WB_stanglica" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_PHASE.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arbitrary Arbitrary:Arbitrator " "Elaborating entity \"Arbitrary\" for hierarchy \"Arbitrary:Arbitrator\"" {  } { { "CPU/CPU.vhd" "Arbitrator" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243414883 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ALUout_out EXE_MEM_stanglica " "Port \"ALUout_out\" does not exist in macrofunction \"EXE_MEM_stanglica\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "EXE_MEM_stanglica" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 225 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401243415338 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1401243415436 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 75 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401243415782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 28 04:16:55 2014 " "Processing ended: Wed May 28 04:16:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401243415782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401243415782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401243415782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401243415782 ""}
