# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying E:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kyle/Desktop/FPGAP3 {C:/Users/Kyle/Desktop/FPGAP3/ram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:39:47 on Mar 15,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kyle/Desktop/FPGAP3" C:/Users/Kyle/Desktop/FPGAP3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 18:39:47 on Mar 15,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kyle/Desktop/FPGAP3 {C:/Users/Kyle/Desktop/FPGAP3/lab3.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:39:47 on Mar 15,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kyle/Desktop/FPGAP3" C:/Users/Kyle/Desktop/FPGAP3/lab3.v 
# -- Compiling module lab3
# ** Error (suppressible): C:/Users/Kyle/Desktop/FPGAP3/lab3.v(16): (vlog-2388) 'address_sig' already declared in this scope (lab3).
# 
# ** Error (suppressible): C:/Users/Kyle/Desktop/FPGAP3/lab3.v(17): (vlog-2388) 'data_sig' already declared in this scope (lab3).
# 
# End time: 18:39:47 on Mar 15,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: E:/altera_lite/15.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab3_run_msim_rtl_verilog.do line 9
# E:/altera_lite/15.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Kyle/Desktop/FPGAP3 {C:/Users/Kyle/Desktop/FPGAP3/lab3.v}"
vsim work.ram
# vsim work.ram 
# Start time: 18:40:11 on Mar 15,2016
# Loading work.ram
# ** Error: (vsim-3033) C:/Users/Kyle/Desktop/FPGAP3/ram.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Kyle/Desktop/FPGAP3/ram.v
#         Searched libraries:
#             C:/Users/Kyle/Desktop/FPGAP3/simulation/modelsim/rtl_work
# Error loading design
# End time: 18:40:12 on Mar 15,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
