# Ram-
The Ram module is a parameterized synchronous RAM (Random Access Memory) designed in Verilog.
