<<<<<<< HEAD
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 1
=======
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 1
>>>>>>> 7c649a60a952ad6a50ba101ba65501f4c197e2db


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
<<<<<<< HEAD
  24              	.LFB71:
=======
  24              	.LFB70:
>>>>>>> 7c649a60a952ad6a50ba101ba65501f4c197e2db
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
<<<<<<< HEAD
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** #include "string.h"
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "srv_sens_swcpma.h"
  26:Core/Src/main.c **** #include "srv_sens_def.h"
  27:Core/Src/main.c **** #include "srv_sens_api.h"
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
=======
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <SRV_MotorControl_swcpma.h>
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
>>>>>>> 7c649a60a952ad6a50ba101ba65501f4c197e2db
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  46:Core/Src/main.c **** 
<<<<<<< HEAD
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** static void MX_ADC1_Init(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 3


  91:Core/Src/main.c ****   MX_ADC1_Init();
  92:Core/Src/main.c ****   MX_USB_DEVICE_Init();
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  94:Core/Src/main.c ****   srv_sens_init();
  95:Core/Src/main.c ****   set_adc(&hadc1);
  96:Core/Src/main.c ****   sensor_data_t sensor_reding;
  97:Core/Src/main.c ****   uint8_t msg[40];
  98:Core/Src/main.c ****   /* USER CODE END 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Infinite loop */
 101:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 102:Core/Src/main.c ****   while (1)
 103:Core/Src/main.c ****   {
 104:Core/Src/main.c ****     /* USER CODE END WHILE */
 105:Core/Src/main.c ****     srv_sens_main();
 106:Core/Src/main.c ****     sensor_reding = get_sensor_data();
 107:Core/Src/main.c ****     sprintf(msg, "Distance: %d.%d cm\r\n", sensor_reding.sensor_decimal, sensor_reding.sensor_unit)
 108:Core/Src/main.c ****     CDC_Transmit_FS(msg, strlen(msg));
 109:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 110:Core/Src/main.c ****   }
 111:Core/Src/main.c ****   /* USER CODE END 3 */
 112:Core/Src/main.c **** }
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /**
 115:Core/Src/main.c ****   * @brief System Clock Configuration
 116:Core/Src/main.c ****   * @retval None
 117:Core/Src/main.c ****   */
 118:Core/Src/main.c **** void SystemClock_Config(void)
 119:Core/Src/main.c **** {
 120:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 121:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 125:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 126:Core/Src/main.c ****   */
 127:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     Error_Handler();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 147:Core/Src/main.c **** 
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 4


 148:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     Error_Handler();
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 153:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 154:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 155:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 156:Core/Src/main.c ****   {
 157:Core/Src/main.c ****     Error_Handler();
 158:Core/Src/main.c ****   }
 159:Core/Src/main.c **** }
 160:Core/Src/main.c **** 
 161:Core/Src/main.c **** /**
 162:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 163:Core/Src/main.c ****   * @param None
 164:Core/Src/main.c ****   * @retval None
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c **** static void MX_ADC1_Init(void)
 167:Core/Src/main.c **** {
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /** Common config
 180:Core/Src/main.c ****   */
 181:Core/Src/main.c ****   hadc1.Instance = ADC1;
 182:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 183:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 184:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 185:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 186:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 187:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 188:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****     Error_Handler();
 191:Core/Src/main.c ****   }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /** Configure Regular Channel
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
 196:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 197:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 198:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     Error_Handler();
 201:Core/Src/main.c ****   }
 202:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 5


 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** }
 207:Core/Src/main.c **** 
 208:Core/Src/main.c **** /**
 209:Core/Src/main.c ****   * @brief GPIO Initialization Function
 210:Core/Src/main.c ****   * @param None
 211:Core/Src/main.c ****   * @retval None
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c **** static void MX_GPIO_Init(void)
 214:Core/Src/main.c **** {
  26              		.loc 1 214 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 217:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  34              		.loc 1 217 3 view .LVU1
  35              	.LBB4:
  36              		.loc 1 217 3 view .LVU2
  37              		.loc 1 217 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F02002 		orr	r2, r2, #32
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 217 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F02002 		and	r2, r2, #32
  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 217 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE4:
  49              		.loc 1 217 3 view .LVU6
 218:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  50              		.loc 1 218 3 view .LVU7
  51              	.LBB5:
  52              		.loc 1 218 3 view .LVU8
  53              		.loc 1 218 3 view .LVU9
  54 0016 9A69     		ldr	r2, [r3, #24]
  55 0018 42F00402 		orr	r2, r2, #4
  56 001c 9A61     		str	r2, [r3, #24]
  57              		.loc 1 218 3 view .LVU10
  58 001e 9B69     		ldr	r3, [r3, #24]
  59 0020 03F00403 		and	r3, r3, #4
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 218 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE5:
  64              		.loc 1 218 3 view .LVU12
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** }
  65              		.loc 1 220 1 is_stmt 0 view .LVU13
  66 0028 02B0     		add	sp, sp, #8
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 6


  67              	.LCFI1:
  68              		.cfi_def_cfa_offset 0
  69              		@ sp needed
  70 002a 7047     		bx	lr
  71              	.L4:
  72              		.align	2
  73              	.L3:
  74 002c 00100240 		.word	1073876992
  75              		.cfi_endproc
  76              	.LFE71:
  78              		.section	.text.Error_Handler,"ax",%progbits
  79              		.align	1
  80              		.global	Error_Handler
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  85              	Error_Handler:
  86              	.LFB72:
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** /* USER CODE END 4 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** /**
 227:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 228:Core/Src/main.c ****   * @retval None
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c **** void Error_Handler(void)
 231:Core/Src/main.c **** {
  87              		.loc 1 231 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ Volatile: function does not return.
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
 232:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 233:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 234:Core/Src/main.c ****   __disable_irq();
  93              		.loc 1 234 3 view .LVU15
  94              	.LBB6:
  95              	.LBI6:
  96              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
=======
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** static void MX_GPIO_Init(void);
  50:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /**
  60:Core/Src/main.c ****   * @brief  The application entry point.
  61:Core/Src/main.c ****   * @retval int
  62:Core/Src/main.c ****   */
  63:Core/Src/main.c **** int main(void)
  64:Core/Src/main.c **** {
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE END 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Core/Src/main.c ****   HAL_Init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Configure the system clock */
  79:Core/Src/main.c ****   SystemClock_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Initialize all configured peripherals */
  86:Core/Src/main.c ****   MX_GPIO_Init();
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  88:Core/Src/main.c ****   uint8_t success = motorControl_init();
  89:Core/Src/main.c ****   motorControl_main();
  90:Core/Src/main.c ****   /* USER CODE END 2 */
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Infinite loop */
  93:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  94:Core/Src/main.c ****   while (1)
  95:Core/Src/main.c ****   {
  96:Core/Src/main.c ****     
  97:Core/Src/main.c ****     /* USER CODE END WHILE */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 100:Core/Src/main.c ****   }
 101:Core/Src/main.c ****   /* USER CODE END 3 */
 102:Core/Src/main.c **** }
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /**
 105:Core/Src/main.c ****   * @brief System Clock Configuration
 106:Core/Src/main.c ****   * @retval None
 107:Core/Src/main.c ****   */
 108:Core/Src/main.c **** void SystemClock_Config(void)
 109:Core/Src/main.c **** {
 110:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 114:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 115:Core/Src/main.c ****   */
 116:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 117:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 119:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 120:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 121:Core/Src/main.c ****   {
 122:Core/Src/main.c ****     Error_Handler();
 123:Core/Src/main.c ****   }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 126:Core/Src/main.c ****   */
 127:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 128:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 129:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 130:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 131:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     Error_Handler();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c **** }
 139:Core/Src/main.c **** 
 140:Core/Src/main.c **** /**
 141:Core/Src/main.c ****   * @brief GPIO Initialization Function
 142:Core/Src/main.c ****   * @param None
 143:Core/Src/main.c ****   * @retval None
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c **** static void MX_GPIO_Init(void)
 146:Core/Src/main.c **** {
  26              		.loc 1 146 1 view -0
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 4


  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 147:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 147 3 view .LVU1
  40              		.loc 1 147 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0294     		str	r4, [sp, #8]
  43 0008 0394     		str	r4, [sp, #12]
  44 000a 0494     		str	r4, [sp, #16]
  45 000c 0594     		str	r4, [sp, #20]
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 150:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  46              		.loc 1 150 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 150 3 view .LVU4
  49              		.loc 1 150 3 view .LVU5
  50 000e 0E4B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F00402 		orr	r2, r2, #4
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 150 3 view .LVU6
  55 0018 9B69     		ldr	r3, [r3, #24]
  56 001a 03F00403 		and	r3, r3, #4
  57 001e 0193     		str	r3, [sp, #4]
  58              		.loc 1 150 3 view .LVU7
  59 0020 019B     		ldr	r3, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 150 3 view .LVU8
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 153:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, Motor1_dirPin_Pin|Motor1_stepPin_Pin|Motor2_dirPin_Pin|Motor2_stepPin_Pi
  62              		.loc 1 153 3 view .LVU9
  63 0022 0A4D     		ldr	r5, .L3+4
  64 0024 2246     		mov	r2, r4
  65 0026 7821     		movs	r1, #120
  66 0028 2846     		mov	r0, r5
  67 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
  68              	.LVL0:
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /*Configure GPIO pins : Motor1_dirPin_Pin Motor1_stepPin_Pin Motor2_dirPin_Pin Motor2_stepPin_Pin
 156:Core/Src/main.c ****   GPIO_InitStruct.Pin = Motor1_dirPin_Pin|Motor1_stepPin_Pin|Motor2_dirPin_Pin|Motor2_stepPin_Pin;
  69              		.loc 1 156 3 view .LVU10
  70              		.loc 1 156 23 is_stmt 0 view .LVU11
  71 002e 7823     		movs	r3, #120
  72 0030 0293     		str	r3, [sp, #8]
 157:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 5


  73              		.loc 1 157 3 is_stmt 1 view .LVU12
  74              		.loc 1 157 24 is_stmt 0 view .LVU13
  75 0032 0123     		movs	r3, #1
  76 0034 0393     		str	r3, [sp, #12]
 158:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  77              		.loc 1 158 3 is_stmt 1 view .LVU14
  78              		.loc 1 158 24 is_stmt 0 view .LVU15
  79 0036 0494     		str	r4, [sp, #16]
 159:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  80              		.loc 1 159 3 is_stmt 1 view .LVU16
  81              		.loc 1 159 25 is_stmt 0 view .LVU17
  82 0038 0223     		movs	r3, #2
  83 003a 0593     		str	r3, [sp, #20]
 160:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  84              		.loc 1 160 3 is_stmt 1 view .LVU18
  85 003c 02A9     		add	r1, sp, #8
  86 003e 2846     		mov	r0, r5
  87 0040 FFF7FEFF 		bl	HAL_GPIO_Init
  88              	.LVL1:
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** }
  89              		.loc 1 162 1 is_stmt 0 view .LVU19
  90 0044 07B0     		add	sp, sp, #28
  91              	.LCFI2:
  92              		.cfi_def_cfa_offset 12
  93              		@ sp needed
  94 0046 30BD     		pop	{r4, r5, pc}
  95              	.L4:
  96              		.align	2
  97              	.L3:
  98 0048 00100240 		.word	1073876992
  99 004c 00080140 		.word	1073809408
 100              		.cfi_endproc
 101              	.LFE70:
 103              		.section	.text.Error_Handler,"ax",%progbits
 104              		.align	1
 105              		.global	Error_Handler
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	Error_Handler:
 111              	.LFB71:
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** /* USER CODE END 4 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c **** /**
 169:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 170:Core/Src/main.c ****   * @retval None
 171:Core/Src/main.c ****   */
 172:Core/Src/main.c **** void Error_Handler(void)
 173:Core/Src/main.c **** {
 112              		.loc 1 173 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ Volatile: function does not return.
 115              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 6


 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 174:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 175:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 176:Core/Src/main.c ****   __disable_irq();
 118              		.loc 1 176 3 view .LVU21
 119              	.LBB5:
 120              	.LBI5:
 121              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
>>>>>>> 7c649a60a952ad6a50ba101ba65501f4c197e2db
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 7


  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 7


  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 8


  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 8


 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 9


 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
<<<<<<< HEAD
  97              		.loc 2 140 27 view .LVU16
  98              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  99              		.loc 2 142 3 view .LVU17
 100              		.syntax unified
 101              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 102 0000 72B6     		cpsid i
 103              	@ 0 "" 2
 104              		.thumb
 105              		.syntax unified
 106              	.L6:
 107              	.LBE7:
 108              	.LBE6:
 235:Core/Src/main.c ****   while (1)
 109              		.loc 1 235 3 discriminator 1 view .LVU18
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****   }
 110              		.loc 1 237 3 discriminator 1 view .LVU19
 235:Core/Src/main.c ****   while (1)
 111              		.loc 1 235 9 discriminator 1 view .LVU20
 112 0002 FEE7     		b	.L6
 113              		.cfi_endproc
 114              	.LFE72:
 116              		.section	.text.MX_ADC1_Init,"ax",%progbits
 117              		.align	1
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	MX_ADC1_Init:
 123              	.LFB70:
 167:Core/Src/main.c **** 
 124              		.loc 1 167 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 16
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 00B5     		push	{lr}
 129              	.LCFI2:
 130              		.cfi_def_cfa_offset 4
 131              		.cfi_offset 14, -4
 132 0002 85B0     		sub	sp, sp, #20
 133              	.LCFI3:
 134              		.cfi_def_cfa_offset 24
 173:Core/Src/main.c **** 
 135              		.loc 1 173 3 view .LVU22
 173:Core/Src/main.c **** 
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 10


 136              		.loc 1 173 26 is_stmt 0 view .LVU23
 137 0004 0023     		movs	r3, #0
 138 0006 0193     		str	r3, [sp, #4]
 139 0008 0293     		str	r3, [sp, #8]
 140 000a 0393     		str	r3, [sp, #12]
 181:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 141              		.loc 1 181 3 is_stmt 1 view .LVU24
 181:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 142              		.loc 1 181 18 is_stmt 0 view .LVU25
 143 000c 0F48     		ldr	r0, .L13
 144 000e 104A     		ldr	r2, .L13+4
 145 0010 0260     		str	r2, [r0]
 182:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 146              		.loc 1 182 3 is_stmt 1 view .LVU26
 182:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 147              		.loc 1 182 27 is_stmt 0 view .LVU27
 148 0012 8360     		str	r3, [r0, #8]
 183:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 149              		.loc 1 183 3 is_stmt 1 view .LVU28
 183:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 150              		.loc 1 183 33 is_stmt 0 view .LVU29
 151 0014 0373     		strb	r3, [r0, #12]
 184:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 152              		.loc 1 184 3 is_stmt 1 view .LVU30
 184:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 153              		.loc 1 184 36 is_stmt 0 view .LVU31
 154 0016 0375     		strb	r3, [r0, #20]
 185:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 155              		.loc 1 185 3 is_stmt 1 view .LVU32
 185:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 156              		.loc 1 185 31 is_stmt 0 view .LVU33
 157 0018 4FF46022 		mov	r2, #917504
 158 001c C261     		str	r2, [r0, #28]
 186:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 159              		.loc 1 186 3 is_stmt 1 view .LVU34
 186:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 160              		.loc 1 186 24 is_stmt 0 view .LVU35
 161 001e 4360     		str	r3, [r0, #4]
 187:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 162              		.loc 1 187 3 is_stmt 1 view .LVU36
 187:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 163              		.loc 1 187 30 is_stmt 0 view .LVU37
 164 0020 0123     		movs	r3, #1
 165 0022 0361     		str	r3, [r0, #16]
 188:Core/Src/main.c ****   {
 166              		.loc 1 188 3 is_stmt 1 view .LVU38
 188:Core/Src/main.c ****   {
 167              		.loc 1 188 7 is_stmt 0 view .LVU39
 168 0024 FFF7FEFF 		bl	HAL_ADC_Init
 169              	.LVL0:
 188:Core/Src/main.c ****   {
 170              		.loc 1 188 6 view .LVU40
 171 0028 60B9     		cbnz	r0, .L11
 195:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 172              		.loc 1 195 3 is_stmt 1 view .LVU41
 195:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 173              		.loc 1 195 19 is_stmt 0 view .LVU42
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 11


 174 002a 0023     		movs	r3, #0
 175 002c 0193     		str	r3, [sp, #4]
 196:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 176              		.loc 1 196 3 is_stmt 1 view .LVU43
 196:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 177              		.loc 1 196 16 is_stmt 0 view .LVU44
 178 002e 0122     		movs	r2, #1
 179 0030 0292     		str	r2, [sp, #8]
 197:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 180              		.loc 1 197 3 is_stmt 1 view .LVU45
 197:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 181              		.loc 1 197 24 is_stmt 0 view .LVU46
 182 0032 0393     		str	r3, [sp, #12]
 198:Core/Src/main.c ****   {
 183              		.loc 1 198 3 is_stmt 1 view .LVU47
 198:Core/Src/main.c ****   {
 184              		.loc 1 198 7 is_stmt 0 view .LVU48
 185 0034 01A9     		add	r1, sp, #4
 186 0036 0548     		ldr	r0, .L13
 187 0038 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 188              	.LVL1:
 198:Core/Src/main.c ****   {
 189              		.loc 1 198 6 view .LVU49
 190 003c 20B9     		cbnz	r0, .L12
 206:Core/Src/main.c **** 
 191              		.loc 1 206 1 view .LVU50
 192 003e 05B0     		add	sp, sp, #20
 193              	.LCFI4:
 194              		.cfi_remember_state
 195              		.cfi_def_cfa_offset 4
 196              		@ sp needed
 197 0040 5DF804FB 		ldr	pc, [sp], #4
 198              	.L11:
 199              	.LCFI5:
 200              		.cfi_restore_state
 190:Core/Src/main.c ****   }
 201              		.loc 1 190 5 is_stmt 1 view .LVU51
 202 0044 FFF7FEFF 		bl	Error_Handler
 203              	.LVL2:
 204              	.L12:
 200:Core/Src/main.c ****   }
 205              		.loc 1 200 5 view .LVU52
 206 0048 FFF7FEFF 		bl	Error_Handler
 207              	.LVL3:
 208              	.L14:
 209              		.align	2
 210              	.L13:
 211 004c 00000000 		.word	.LANCHOR0
 212 0050 00240140 		.word	1073816576
 213              		.cfi_endproc
 214              	.LFE70:
 216              		.section	.text.SystemClock_Config,"ax",%progbits
 217              		.align	1
 218              		.global	SystemClock_Config
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 12


 223              	SystemClock_Config:
 224              	.LFB69:
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 225              		.loc 1 119 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 80
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229 0000 00B5     		push	{lr}
 230              	.LCFI6:
 231              		.cfi_def_cfa_offset 4
 232              		.cfi_offset 14, -4
 233 0002 95B0     		sub	sp, sp, #84
 234              	.LCFI7:
 235              		.cfi_def_cfa_offset 88
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 236              		.loc 1 120 3 view .LVU54
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 237              		.loc 1 120 22 is_stmt 0 view .LVU55
 238 0004 2822     		movs	r2, #40
 239 0006 0021     		movs	r1, #0
 240 0008 0DEB0200 		add	r0, sp, r2
 241 000c FFF7FEFF 		bl	memset
 242              	.LVL4:
 121:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 243              		.loc 1 121 3 is_stmt 1 view .LVU56
 121:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 244              		.loc 1 121 22 is_stmt 0 view .LVU57
 245 0010 0023     		movs	r3, #0
 246 0012 0593     		str	r3, [sp, #20]
 247 0014 0693     		str	r3, [sp, #24]
 248 0016 0793     		str	r3, [sp, #28]
 249 0018 0893     		str	r3, [sp, #32]
 250 001a 0993     		str	r3, [sp, #36]
 122:Core/Src/main.c **** 
 251              		.loc 1 122 3 is_stmt 1 view .LVU58
 122:Core/Src/main.c **** 
 252              		.loc 1 122 28 is_stmt 0 view .LVU59
 253 001c 0193     		str	r3, [sp, #4]
 254 001e 0293     		str	r3, [sp, #8]
 255 0020 0393     		str	r3, [sp, #12]
 256 0022 0493     		str	r3, [sp, #16]
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 257              		.loc 1 127 3 is_stmt 1 view .LVU60
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 258              		.loc 1 127 36 is_stmt 0 view .LVU61
 259 0024 0122     		movs	r2, #1
 260 0026 0A92     		str	r2, [sp, #40]
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 261              		.loc 1 128 3 is_stmt 1 view .LVU62
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 262              		.loc 1 128 30 is_stmt 0 view .LVU63
 263 0028 4FF48033 		mov	r3, #65536
 264 002c 0B93     		str	r3, [sp, #44]
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 265              		.loc 1 129 3 is_stmt 1 view .LVU64
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 266              		.loc 1 130 3 view .LVU65
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 13


 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 267              		.loc 1 130 30 is_stmt 0 view .LVU66
 268 002e 0E92     		str	r2, [sp, #56]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 269              		.loc 1 131 3 is_stmt 1 view .LVU67
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 270              		.loc 1 131 34 is_stmt 0 view .LVU68
 271 0030 0222     		movs	r2, #2
 272 0032 1192     		str	r2, [sp, #68]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 273              		.loc 1 132 3 is_stmt 1 view .LVU69
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 274              		.loc 1 132 35 is_stmt 0 view .LVU70
 275 0034 1293     		str	r3, [sp, #72]
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 276              		.loc 1 133 3 is_stmt 1 view .LVU71
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 277              		.loc 1 133 32 is_stmt 0 view .LVU72
 278 0036 4FF48013 		mov	r3, #1048576
 279 003a 1393     		str	r3, [sp, #76]
 134:Core/Src/main.c ****   {
 280              		.loc 1 134 3 is_stmt 1 view .LVU73
 134:Core/Src/main.c ****   {
 281              		.loc 1 134 7 is_stmt 0 view .LVU74
 282 003c 0AA8     		add	r0, sp, #40
 283 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 284              	.LVL5:
 134:Core/Src/main.c ****   {
 285              		.loc 1 134 6 view .LVU75
 286 0042 E8B9     		cbnz	r0, .L20
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 287              		.loc 1 141 3 is_stmt 1 view .LVU76
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 288              		.loc 1 141 31 is_stmt 0 view .LVU77
 289 0044 0F23     		movs	r3, #15
 290 0046 0593     		str	r3, [sp, #20]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 291              		.loc 1 143 3 is_stmt 1 view .LVU78
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 292              		.loc 1 143 34 is_stmt 0 view .LVU79
 293 0048 0223     		movs	r3, #2
 294 004a 0693     		str	r3, [sp, #24]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 295              		.loc 1 144 3 is_stmt 1 view .LVU80
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 296              		.loc 1 144 35 is_stmt 0 view .LVU81
 297 004c 0023     		movs	r3, #0
 298 004e 0793     		str	r3, [sp, #28]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 299              		.loc 1 145 3 is_stmt 1 view .LVU82
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 300              		.loc 1 145 36 is_stmt 0 view .LVU83
 301 0050 4FF48062 		mov	r2, #1024
 302 0054 0892     		str	r2, [sp, #32]
 146:Core/Src/main.c **** 
 303              		.loc 1 146 3 is_stmt 1 view .LVU84
 146:Core/Src/main.c **** 
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 14


 304              		.loc 1 146 36 is_stmt 0 view .LVU85
 305 0056 0993     		str	r3, [sp, #36]
 148:Core/Src/main.c ****   {
 306              		.loc 1 148 3 is_stmt 1 view .LVU86
 148:Core/Src/main.c ****   {
 307              		.loc 1 148 7 is_stmt 0 view .LVU87
 308 0058 0121     		movs	r1, #1
 309 005a 05A8     		add	r0, sp, #20
 310 005c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 311              	.LVL6:
 148:Core/Src/main.c ****   {
 312              		.loc 1 148 6 view .LVU88
 313 0060 80B9     		cbnz	r0, .L21
 152:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 314              		.loc 1 152 3 is_stmt 1 view .LVU89
 152:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 315              		.loc 1 152 38 is_stmt 0 view .LVU90
 316 0062 1223     		movs	r3, #18
 317 0064 0193     		str	r3, [sp, #4]
 153:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 318              		.loc 1 153 3 is_stmt 1 view .LVU91
 153:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 319              		.loc 1 153 35 is_stmt 0 view .LVU92
 320 0066 4FF48043 		mov	r3, #16384
 321 006a 0393     		str	r3, [sp, #12]
 154:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 322              		.loc 1 154 3 is_stmt 1 view .LVU93
 154:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 323              		.loc 1 154 35 is_stmt 0 view .LVU94
 324 006c 4FF48003 		mov	r3, #4194304
 325 0070 0493     		str	r3, [sp, #16]
 155:Core/Src/main.c ****   {
 326              		.loc 1 155 3 is_stmt 1 view .LVU95
 155:Core/Src/main.c ****   {
 327              		.loc 1 155 7 is_stmt 0 view .LVU96
 328 0072 01A8     		add	r0, sp, #4
 329 0074 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 330              	.LVL7:
 155:Core/Src/main.c ****   {
 331              		.loc 1 155 6 view .LVU97
 332 0078 30B9     		cbnz	r0, .L22
 159:Core/Src/main.c **** 
 333              		.loc 1 159 1 view .LVU98
 334 007a 15B0     		add	sp, sp, #84
 335              	.LCFI8:
 336              		.cfi_remember_state
 337              		.cfi_def_cfa_offset 4
 338              		@ sp needed
 339 007c 5DF804FB 		ldr	pc, [sp], #4
 340              	.L20:
 341              	.LCFI9:
 342              		.cfi_restore_state
 136:Core/Src/main.c ****   }
 343              		.loc 1 136 5 is_stmt 1 view .LVU99
 344 0080 FFF7FEFF 		bl	Error_Handler
 345              	.LVL8:
 346              	.L21:
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 15


 150:Core/Src/main.c ****   }
 347              		.loc 1 150 5 view .LVU100
 348 0084 FFF7FEFF 		bl	Error_Handler
 349              	.LVL9:
 350              	.L22:
 157:Core/Src/main.c ****   }
 351              		.loc 1 157 5 view .LVU101
 352 0088 FFF7FEFF 		bl	Error_Handler
 353              	.LVL10:
 354              		.cfi_endproc
 355              	.LFE69:
 357              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 358              		.align	2
 359              	.LC0:
 360 0000 44697374 		.ascii	"Distance: %d.%d cm\015\012\000"
 360      616E6365 
 360      3A202564 
 360      2E256420 
 360      636D0D0A 
 361              		.section	.text.main,"ax",%progbits
 362              		.align	1
 363              		.global	main
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	main:
 369              	.LFB68:
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 370              		.loc 1 69 1 view -0
 371              		.cfi_startproc
 372              		@ Volatile: function does not return.
 373              		@ args = 0, pretend = 0, frame = 56
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375 0000 00B5     		push	{lr}
 376              	.LCFI10:
 377              		.cfi_def_cfa_offset 4
 378              		.cfi_offset 14, -4
 379 0002 8FB0     		sub	sp, sp, #60
 380              	.LCFI11:
 381              		.cfi_def_cfa_offset 64
  76:Core/Src/main.c **** 
 382              		.loc 1 76 3 view .LVU103
 383 0004 FFF7FEFF 		bl	HAL_Init
 384              	.LVL11:
  83:Core/Src/main.c **** 
 385              		.loc 1 83 3 view .LVU104
 386 0008 FFF7FEFF 		bl	SystemClock_Config
 387              	.LVL12:
  90:Core/Src/main.c ****   MX_ADC1_Init();
 388              		.loc 1 90 3 view .LVU105
 389 000c FFF7FEFF 		bl	MX_GPIO_Init
 390              	.LVL13:
  91:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 391              		.loc 1 91 3 view .LVU106
 392 0010 FFF7FEFF 		bl	MX_ADC1_Init
 393              	.LVL14:
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 16


 394              		.loc 1 92 3 view .LVU107
 395 0014 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 396              	.LVL15:
  94:Core/Src/main.c ****   set_adc(&hadc1);
 397              		.loc 1 94 3 view .LVU108
 398 0018 FFF7FEFF 		bl	srv_sens_init
 399              	.LVL16:
  95:Core/Src/main.c ****   sensor_data_t sensor_reding;
 400              		.loc 1 95 3 view .LVU109
 401 001c 0B48     		ldr	r0, .L26
 402 001e FFF7FEFF 		bl	set_adc
 403              	.LVL17:
 404              	.L24:
  96:Core/Src/main.c ****   uint8_t msg[40];
 405              		.loc 1 96 3 discriminator 1 view .LVU110
  97:Core/Src/main.c ****   /* USER CODE END 2 */
 406              		.loc 1 97 3 discriminator 1 view .LVU111
 102:Core/Src/main.c ****   {
 407              		.loc 1 102 3 discriminator 1 view .LVU112
 408              	.LBB8:
 105:Core/Src/main.c ****     sensor_reding = get_sensor_data();
 409              		.loc 1 105 5 discriminator 1 view .LVU113
 410 0022 FFF7FEFF 		bl	srv_sens_main
 411              	.LVL18:
 106:Core/Src/main.c ****     sprintf(msg, "Distance: %d.%d cm\r\n", sensor_reding.sensor_decimal, sensor_reding.sensor_unit)
 412              		.loc 1 106 5 discriminator 1 view .LVU114
 106:Core/Src/main.c ****     sprintf(msg, "Distance: %d.%d cm\r\n", sensor_reding.sensor_decimal, sensor_reding.sensor_unit)
 413              		.loc 1 106 21 is_stmt 0 discriminator 1 view .LVU115
 414 0026 0AA8     		add	r0, sp, #40
 415 0028 FFF7FEFF 		bl	get_sensor_data
 416              	.LVL19:
 107:Core/Src/main.c ****     CDC_Transmit_FS(msg, strlen(msg));
 417              		.loc 1 107 5 is_stmt 1 discriminator 1 view .LVU116
 418 002c 9DF83130 		ldrb	r3, [sp, #49]	@ zero_extendqisi2
 419 0030 9DF83020 		ldrb	r2, [sp, #48]	@ zero_extendqisi2
 420 0034 0649     		ldr	r1, .L26+4
 421 0036 6846     		mov	r0, sp
 422 0038 FFF7FEFF 		bl	sprintf
 423              	.LVL20:
 108:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 424              		.loc 1 108 5 discriminator 1 view .LVU117
 425 003c 6846     		mov	r0, sp
 426 003e FFF7FEFF 		bl	strlen
 427              	.LVL21:
 428 0042 0146     		mov	r1, r0
 429 0044 6846     		mov	r0, sp
 430 0046 FFF7FEFF 		bl	CDC_Transmit_FS
 431              	.LVL22:
 432              	.LBE8:
 102:Core/Src/main.c ****   {
 433              		.loc 1 102 9 discriminator 1 view .LVU118
 434 004a EAE7     		b	.L24
 435              	.L27:
 436              		.align	2
 437              	.L26:
 438 004c 00000000 		.word	.LANCHOR0
 439 0050 00000000 		.word	.LC0
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 17


 440              		.cfi_endproc
 441              	.LFE68:
 443              		.global	hadc1
 444              		.section	.bss.hadc1,"aw",%nobits
 445              		.align	2
 446              		.set	.LANCHOR0,. + 0
 449              	hadc1:
 450 0000 00000000 		.space	48
 450      00000000 
 450      00000000 
 450      00000000 
 450      00000000 
 451              		.text
 452              	.Letext0:
 453              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 454              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 455              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 456              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 457              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 458              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 459              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 460              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 461              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 462              		.file 12 "SRV_SENS/API/srv_sens_def.h"
 463              		.file 13 "SRV_SENS/API/srv_sens_swcpma.h"
 464              		.file 14 "SRV_SENS/API/srv_sens_api.h"
 465              		.file 15 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\
 466              		.file 16 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\
 467              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 468              		.file 18 "USB_DEVICE/App/usb_device.h"
 469              		.file 19 "<built-in>"
ARM GAS  C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s 			page 18
=======
 122              		.loc 2 140 27 view .LVU22
 123              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 124              		.loc 2 142 3 view .LVU23
 125              		.syntax unified
 126              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 127 0000 72B6     		cpsid i
 128              	@ 0 "" 2
 129              		.thumb
 130              		.syntax unified
 131              	.L6:
 132              	.LBE6:
 133              	.LBE5:
 177:Core/Src/main.c ****   while (1)
 134              		.loc 1 177 3 discriminator 1 view .LVU24
 178:Core/Src/main.c ****   {
 179:Core/Src/main.c ****   }
 135              		.loc 1 179 3 discriminator 1 view .LVU25
 177:Core/Src/main.c ****   while (1)
 136              		.loc 1 177 9 discriminator 1 view .LVU26
 137 0002 FEE7     		b	.L6
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 9


 138              		.cfi_endproc
 139              	.LFE71:
 141              		.section	.text.SystemClock_Config,"ax",%progbits
 142              		.align	1
 143              		.global	SystemClock_Config
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	SystemClock_Config:
 149              	.LFB69:
 109:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 150              		.loc 1 109 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 64
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 00B5     		push	{lr}
 155              	.LCFI3:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 91B0     		sub	sp, sp, #68
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 72
 110:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 161              		.loc 1 110 3 view .LVU28
 110:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 162              		.loc 1 110 22 is_stmt 0 view .LVU29
 163 0004 2822     		movs	r2, #40
 164 0006 0021     		movs	r1, #0
 165 0008 06A8     		add	r0, sp, #24
 166 000a FFF7FEFF 		bl	memset
 167              	.LVL2:
 111:Core/Src/main.c **** 
 168              		.loc 1 111 3 is_stmt 1 view .LVU30
 111:Core/Src/main.c **** 
 169              		.loc 1 111 22 is_stmt 0 view .LVU31
 170 000e 0023     		movs	r3, #0
 171 0010 0193     		str	r3, [sp, #4]
 172 0012 0293     		str	r3, [sp, #8]
 173 0014 0393     		str	r3, [sp, #12]
 174 0016 0493     		str	r3, [sp, #16]
 175 0018 0593     		str	r3, [sp, #20]
 116:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 176              		.loc 1 116 3 is_stmt 1 view .LVU32
 116:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 177              		.loc 1 116 36 is_stmt 0 view .LVU33
 178 001a 0223     		movs	r3, #2
 179 001c 0693     		str	r3, [sp, #24]
 117:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 180              		.loc 1 117 3 is_stmt 1 view .LVU34
 117:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 181              		.loc 1 117 30 is_stmt 0 view .LVU35
 182 001e 0123     		movs	r3, #1
 183 0020 0A93     		str	r3, [sp, #40]
 118:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 184              		.loc 1 118 3 is_stmt 1 view .LVU36
 118:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 185              		.loc 1 118 41 is_stmt 0 view .LVU37
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 10


 186 0022 1023     		movs	r3, #16
 187 0024 0B93     		str	r3, [sp, #44]
 119:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 188              		.loc 1 119 3 is_stmt 1 view .LVU38
 120:Core/Src/main.c ****   {
 189              		.loc 1 120 3 view .LVU39
 120:Core/Src/main.c ****   {
 190              		.loc 1 120 7 is_stmt 0 view .LVU40
 191 0026 06A8     		add	r0, sp, #24
 192 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 193              	.LVL3:
 120:Core/Src/main.c ****   {
 194              		.loc 1 120 6 view .LVU41
 195 002c 68B9     		cbnz	r0, .L11
 127:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 196              		.loc 1 127 3 is_stmt 1 view .LVU42
 127:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 197              		.loc 1 127 31 is_stmt 0 view .LVU43
 198 002e 0F23     		movs	r3, #15
 199 0030 0193     		str	r3, [sp, #4]
 129:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 200              		.loc 1 129 3 is_stmt 1 view .LVU44
 129:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 201              		.loc 1 129 34 is_stmt 0 view .LVU45
 202 0032 0021     		movs	r1, #0
 203 0034 0291     		str	r1, [sp, #8]
 130:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 204              		.loc 1 130 3 is_stmt 1 view .LVU46
 130:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 205              		.loc 1 130 35 is_stmt 0 view .LVU47
 206 0036 0391     		str	r1, [sp, #12]
 131:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 207              		.loc 1 131 3 is_stmt 1 view .LVU48
 131:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 208              		.loc 1 131 36 is_stmt 0 view .LVU49
 209 0038 0491     		str	r1, [sp, #16]
 132:Core/Src/main.c **** 
 210              		.loc 1 132 3 is_stmt 1 view .LVU50
 132:Core/Src/main.c **** 
 211              		.loc 1 132 36 is_stmt 0 view .LVU51
 212 003a 0591     		str	r1, [sp, #20]
 134:Core/Src/main.c ****   {
 213              		.loc 1 134 3 is_stmt 1 view .LVU52
 134:Core/Src/main.c ****   {
 214              		.loc 1 134 7 is_stmt 0 view .LVU53
 215 003c 01A8     		add	r0, sp, #4
 216 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 217              	.LVL4:
 134:Core/Src/main.c ****   {
 218              		.loc 1 134 6 view .LVU54
 219 0042 20B9     		cbnz	r0, .L12
 138:Core/Src/main.c **** 
 220              		.loc 1 138 1 view .LVU55
 221 0044 11B0     		add	sp, sp, #68
 222              	.LCFI5:
 223              		.cfi_remember_state
 224              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 11


 225              		@ sp needed
 226 0046 5DF804FB 		ldr	pc, [sp], #4
 227              	.L11:
 228              	.LCFI6:
 229              		.cfi_restore_state
 122:Core/Src/main.c ****   }
 230              		.loc 1 122 5 is_stmt 1 view .LVU56
 231 004a FFF7FEFF 		bl	Error_Handler
 232              	.LVL5:
 233              	.L12:
 136:Core/Src/main.c ****   }
 234              		.loc 1 136 5 view .LVU57
 235 004e FFF7FEFF 		bl	Error_Handler
 236              	.LVL6:
 237              		.cfi_endproc
 238              	.LFE69:
 240              		.section	.text.main,"ax",%progbits
 241              		.align	1
 242              		.global	main
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	main:
 248              	.LFB68:
  64:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 249              		.loc 1 64 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 08B5     		push	{r3, lr}
 254              	.LCFI7:
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 3, -8
 257              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 258              		.loc 1 72 3 view .LVU59
 259 0002 FFF7FEFF 		bl	HAL_Init
 260              	.LVL7:
  79:Core/Src/main.c **** 
 261              		.loc 1 79 3 view .LVU60
 262 0006 FFF7FEFF 		bl	SystemClock_Config
 263              	.LVL8:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 264              		.loc 1 86 3 view .LVU61
 265 000a FFF7FEFF 		bl	MX_GPIO_Init
 266              	.LVL9:
  88:Core/Src/main.c ****   motorControl_main();
 267              		.loc 1 88 3 view .LVU62
  88:Core/Src/main.c ****   motorControl_main();
 268              		.loc 1 88 21 is_stmt 0 view .LVU63
 269 000e FFF7FEFF 		bl	motorControl_init
 270              	.LVL10:
  89:Core/Src/main.c ****   /* USER CODE END 2 */
 271              		.loc 1 89 3 is_stmt 1 view .LVU64
 272 0012 FFF7FEFF 		bl	motorControl_main
 273              	.LVL11:
 274              	.L14:
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 12


  94:Core/Src/main.c ****   {
 275              		.loc 1 94 3 discriminator 1 view .LVU65
 100:Core/Src/main.c ****   /* USER CODE END 3 */
 276              		.loc 1 100 3 discriminator 1 view .LVU66
  94:Core/Src/main.c ****   {
 277              		.loc 1 94 9 discriminator 1 view .LVU67
 278 0016 FEE7     		b	.L14
 279              		.cfi_endproc
 280              	.LFE68:
 282              		.text
 283              	.Letext0:
 284              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 285              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 286              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 287              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 288              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 289              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 290              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 291              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 292              		.file 11 "SRV_MotorControl/API/SRV_MotorControl_swcpma.h"
 293              		.file 12 "<built-in>"
ARM GAS  C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s 			page 13
>>>>>>> 7c649a60a952ad6a50ba101ba65501f4c197e2db


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
<<<<<<< HEAD
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:74     .text.MX_GPIO_Init:0000002c $d
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:79     .text.Error_Handler:00000000 $t
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:85     .text.Error_Handler:00000000 Error_Handler
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:117    .text.MX_ADC1_Init:00000000 $t
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:122    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:211    .text.MX_ADC1_Init:0000004c $d
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:217    .text.SystemClock_Config:00000000 $t
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:223    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:358    .rodata.main.str1.4:00000000 $d
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:362    .text.main:00000000 $t
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:368    .text.main:00000000 main
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:438    .text.main:0000004c $d
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:449    .bss.hadc1:00000000 hadc1
C:\Users\adivd\AppData\Local\Temp\cciBtxMC.s:445    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
=======
C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s:98     .text.MX_GPIO_Init:00000048 $d
C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s:104    .text.Error_Handler:00000000 $t
C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s:110    .text.Error_Handler:00000000 Error_Handler
C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s:142    .text.SystemClock_Config:00000000 $t
C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s:148    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s:241    .text.main:00000000 $t
C:\Users\adivd\AppData\Local\Temp\ccmJHtbM.s:247    .text.main:00000000 main

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
>>>>>>> 7c649a60a952ad6a50ba101ba65501f4c197e2db
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
<<<<<<< HEAD
MX_USB_DEVICE_Init
srv_sens_init
set_adc
srv_sens_main
get_sensor_data
sprintf
strlen
CDC_Transmit_FS
=======
motorControl_init
motorControl_main
>>>>>>> 7c649a60a952ad6a50ba101ba65501f4c197e2db
