LIBRARY IEEE;
use ieee.std_logic_1164.all;

entity Control is
	port( clock		 : in std_logic;
			op, funct : in std_logic_vector(5 downto 0) 
		   RegDstD, ALUSrcD : out std_logic;
			ALUControlID     : out std_logic_vector(1 downto 0);
			RegWriteD, MemtoRegD : out std_logic;
	      MemWriteD, BranchD   : out std_logic
	    );
end Control;


architecture Latch of FlipFlopD is
signal s, r, qs, qb : std_logic;
signal ss, rs, qss, qbs: std_logic;
begin
	Q <= 
	D when (clock='1' and clock'event);
	
	--s <= D and not(clock);
	--R <= (not D) and not(clock);
	--qb <= not(s or qs);
	--qs <= not(r or qb);
	
	--ss <= qs and clock;
	--Rs <= not(qs) and clock;
	--qbs <= not(ss or qss);
	--qss <= not(rs or qbs);
	
	--Q <= qss;
	
end Latch;