{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569909925861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569909925871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 01:05:25 2019 " "Processing started: Tue Oct 01 01:05:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569909925871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909925871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909925871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569909926941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569909926941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944841 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reginc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reginc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regInc-Behavioral " "Found design unit 1: regInc-Behavioral" {  } { { "regInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regInc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944851 ""} { "Info" "ISGN_ENTITY_NAME" "1 regInc " "Found entity 1: regInc" {  } { { "regInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regInc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/incrementador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944861 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsalinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxsalinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxSalInc-Behavioral " "Found design unit 1: muxSalInc-Behavioral" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944869 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxSalInc " "Found entity 1: muxSalInc" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/divisor_datos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944877 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxentradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxentradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxEntradas-Behavioral " "Found design unit 1: muxEntradas-Behavioral" {  } { { "muxEntradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxEntradas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944887 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxEntradas " "Found entity 1: muxEntradas" {  } { { "muxEntradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxEntradas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica6 " "Found entity 1: Practica6" {  } { { "Practica6.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicainterna.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicainterna.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaInterna-Behavioral " "Found design unit 1: logicaInterna-Behavioral" {  } { { "logicaInterna.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/logicaInterna.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944901 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaInterna " "Found entity 1: logicaInterna" {  } { { "logicaInterna.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/logicaInterna.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reginterrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reginterrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regInterrupciones-Behavioral " "Found design unit 1: regInterrupciones-Behavioral" {  } { { "regInterrupciones.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regInterrupciones.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944911 ""} { "Info" "ISGN_ENTITY_NAME" "1 regInterrupciones " "Found entity 1: regInterrupciones" {  } { { "regInterrupciones.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regInterrupciones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regtransforma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regtransforma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regTransforma-Behavioral " "Found design unit 1: regTransforma-Behavioral" {  } { { "regTransforma.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regTransforma.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944921 ""} { "Info" "ISGN_ENTITY_NAME" "1 regTransforma " "Found entity 1: regTransforma" {  } { { "regTransforma.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regTransforma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569909944921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909944921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica6 " "Elaborating entity \"Practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569909945001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaInterna logicaInterna:inst19 " "Elaborating entity \"logicaInterna\" for hierarchy \"logicaInterna:inst19\"" {  } { { "Practica6.bdf" "inst19" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 440 352 536 552 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909945021 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "eval logicaInterna.vhd(17) " "VHDL Variable Declaration warning at logicaInterna.vhd(17): used initial value expression for variable \"eval\" because variable was never assigned a value" {  } { { "logicaInterna.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/logicaInterna.vhd" 17 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1569909945021 "|Practica6|logicaInterna:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxEntradas muxEntradas:inst2 " "Elaborating entity \"muxEntradas\" for hierarchy \"muxEntradas:inst2\"" {  } { { "Practica6.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { -80 776 952 64 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909945031 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida muxEntradas.vhd(15) " "VHDL Process Statement warning at muxEntradas.vhd(15): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "muxEntradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxEntradas.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569909945031 "|Practica6|muxEntradas:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida muxEntradas.vhd(15) " "Inferred latch for \"salida\" at muxEntradas.vhd(15)" {  } { { "muxEntradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxEntradas.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909945031 "|Practica6|muxEntradas:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst\"" {  } { { "Practica6.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 160 720 920 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst18 " "Elaborating entity \"memory\" for hierarchy \"memory:inst18\"" {  } { { "Practica6.bdf" "inst18" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 120 400 568 200 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(51) " "VHDL Process Statement warning at memory.vhd(51): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/memory.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 "|Practica6|memory:inst18"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[15\] memory.vhd(14) " "Using initial value X (don't care) for net \"internal_mem\[15\]\" at memory.vhd(14)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/memory.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 "|Practica6|memory:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSalInc muxSalInc:inst5 " "Elaborating entity \"muxSalInc\" for hierarchy \"muxSalInc:inst5\"" {  } { { "Practica6.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 96 -120 56 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida muxSalInc.vhd(13) " "VHDL Process Statement warning at muxSalInc.vhd(13): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 "|Practica6|muxSalInc:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] muxSalInc.vhd(13) " "Inferred latch for \"salida\[0\]\" at muxSalInc.vhd(13)" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 "|Practica6|muxSalInc:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] muxSalInc.vhd(13) " "Inferred latch for \"salida\[1\]\" at muxSalInc.vhd(13)" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 "|Practica6|muxSalInc:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] muxSalInc.vhd(13) " "Inferred latch for \"salida\[2\]\" at muxSalInc.vhd(13)" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 "|Practica6|muxSalInc:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] muxSalInc.vhd(13) " "Inferred latch for \"salida\[3\]\" at muxSalInc.vhd(13)" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909945041 "|Practica6|muxSalInc:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regInc regInc:inst3 " "Elaborating entity \"regInc\" for hierarchy \"regInc:inst3\"" {  } { { "Practica6.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { -80 -232 0 32 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909945051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst4 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst4\"" {  } { { "Practica6.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { -80 96 288 0 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909945056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regTransforma regTransforma:inst12 " "Elaborating entity \"regTransforma\" for hierarchy \"regTransforma:inst12\"" {  } { { "Practica6.bdf" "inst12" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 760 312 544 872 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909945056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regInterrupciones regInterrupciones:inst11 " "Elaborating entity \"regInterrupciones\" for hierarchy \"regInterrupciones:inst11\"" {  } { { "Practica6.bdf" "inst11" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 600 328 560 712 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909945061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxEntradas:inst2\|salida " "LATCH primitive \"muxEntradas:inst2\|salida\" is permanently enabled" {  } { { "muxEntradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxEntradas.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1569909945301 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regTransforma:inst12\|SALIDA\[3\] muxSalInc:inst5\|salida\[3\] " "Converted the fan-out from the tri-state buffer \"regTransforma:inst12\|SALIDA\[3\]\" to the node \"muxSalInc:inst5\|salida\[3\]\" into an OR gate" {  } { { "regTransforma.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regTransforma.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1569909945606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst7\[2\] muxSalInc:inst5\|salida\[2\] " "Converted the fan-out from the tri-state buffer \"inst7\[2\]\" to the node \"muxSalInc:inst5\|salida\[2\]\" into an OR gate" {  } { { "Practica6.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 256 1056 1104 288 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1569909945606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regTransforma:inst12\|SALIDA\[1\] muxSalInc:inst5\|salida\[1\] " "Converted the fan-out from the tri-state buffer \"regTransforma:inst12\|SALIDA\[1\]\" to the node \"muxSalInc:inst5\|salida\[1\]\" into an OR gate" {  } { { "regTransforma.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regTransforma.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1569909945606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regTransforma:inst12\|SALIDA\[0\] muxSalInc:inst5\|salida\[0\] " "Converted the fan-out from the tri-state buffer \"regTransforma:inst12\|SALIDA\[0\]\" to the node \"muxSalInc:inst5\|salida\[0\]\" into an OR gate" {  } { { "regTransforma.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regTransforma.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1569909945606 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1569909945606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569909945771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569909946341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569909946341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569909946412 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569909946412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569909946412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569909946412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569909946431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 01:05:46 2019 " "Processing ended: Tue Oct 01 01:05:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569909946431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569909946431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569909946431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569909946431 ""}
