<?xml version="1.0" encoding="ISO-8859-1"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1" /><title>AArch64 Registers</title><link rel="stylesheet" type="text/css" href="insn.css" /></head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="alphindextitle">AArch64 System Registers</h1>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cpacr_el1.html" name="CPACR_EL1" id="CPACR_EL1">CPACR_EL1</a>:
        Architectural Feature Access Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cptr_el2.html" name="CPTR_EL2" id="CPTR_EL2">CPTR_EL2</a>:
        Architectural Feature Trap Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cptr_el3.html" name="CPTR_EL3" id="CPTR_EL3">CPTR_EL3</a>:
        Architectural Feature Trap Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_el1.html" name="ESR_EL1" id="ESR_EL1">ESR_EL1</a>:
        Exception Syndrome Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_el2.html" name="ESR_EL2" id="ESR_EL2">ESR_EL2</a>:
        Exception Syndrome Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_el3.html" name="ESR_EL3" id="ESR_EL3">ESR_EL3</a>:
        Exception Syndrome Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_elx.html" name="ESR_ELx" id="ESR_ELx">ESR_ELx</a>:
        Exception Syndrome Register (ELx)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-hcr_el2.html" name="HCR_EL2" id="HCR_EL2">HCR_EL2</a>:
        Hypervisor Configuration Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64pfr0_el1.html" name="ID_AA64PFR0_EL1" id="ID_AA64PFR0_EL1">ID_AA64PFR0_EL1</a>:
        AArch64 Processor Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64zfr0_el1.html" name="ID_AA64ZFR0_EL1" id="ID_AA64ZFR0_EL1">ID_AA64ZFR0_EL1</a>:
        SVE Feature ID register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tcr_el1.html" name="TCR_EL1" id="TCR_EL1">TCR_EL1</a>:
        Translation Control Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tcr_el2.html" name="TCR_EL2" id="TCR_EL2">TCR_EL2</a>:
        Translation Control Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-zcr_el1.html" name="ZCR_EL1" id="ZCR_EL1">ZCR_EL1</a>:
        SVE Control Register for EL1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-zcr_el2.html" name="ZCR_EL2" id="ZCR_EL2">ZCR_EL2</a>:
        SVE Control Register for EL2</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-zcr_el3.html" name="ZCR_EL3" id="ZCR_EL3">ZCR_EL3</a>:
        SVE Control Register for EL3</span></p></div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">04/08/2017 23:19</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. </p></body>
  
</html>
