<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml FPGA_TOP_ML505.twx FPGA_TOP_ML505.ncd -o FPGA_TOP_ML505.twr
FPGA_TOP_ML505.pcf

</twCmdLine><twDesign>FPGA_TOP_ML505.ncd</twDesign><twDesignPath>FPGA_TOP_ML505.ncd</twDesignPath><twPCF>FPGA_TOP_ML505.pcf</twPCF><twPcfPath>FPGA_TOP_ML505.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>4258330</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2124</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.610</twMinPer></twConstHead><twPathRptBanner iPaths="16909" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/Mram_fifo17_RAMA (SLICE_X40Y86.CE), 16909 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMA</twDest><twTotPathDel>9.493</twTotPathDel><twClkSkew dest = "1.187" src = "1.269">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMA</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMA</twBEL></twPathDel><twLogDel>3.006</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>9.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMA</twDest><twTotPathDel>9.474</twTotPathDel><twClkSkew dest = "1.187" src = "1.269">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMA</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMA</twBEL></twPathDel><twLogDel>2.987</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>9.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">cf/ra_4_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMA</twDest><twTotPathDel>9.452</twTotPathDel><twClkSkew dest = "1.187" src = "1.280">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_4_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMA</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>cf/ra_4_1</twComp><twBEL>cf/ra_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>cf/ra_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp><twBEL>cf/Msub_size_addsub0000_lut&lt;4&gt;</twBEL><twBEL>cf/Msub_size_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;11&gt;</twComp><twBEL>cf/Msub_size_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cf/Madd_size_addsub0001_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/size&lt;15&gt;</twComp><twBEL>cf/size&lt;13&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/size&lt;14&gt;11</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMA</twBEL></twPathDel><twLogDel>2.691</twLogDel><twRouteDel>6.761</twRouteDel><twTotDel>9.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16909" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/Mram_fifo17_RAMB (SLICE_X40Y86.CE), 16909 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMB</twDest><twTotPathDel>9.493</twTotPathDel><twClkSkew dest = "1.187" src = "1.269">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMB</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMB</twBEL></twPathDel><twLogDel>3.006</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>9.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMB</twDest><twTotPathDel>9.474</twTotPathDel><twClkSkew dest = "1.187" src = "1.269">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMB</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMB</twBEL></twPathDel><twLogDel>2.987</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>9.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">cf/ra_4_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMB</twDest><twTotPathDel>9.452</twTotPathDel><twClkSkew dest = "1.187" src = "1.280">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_4_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMB</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>cf/ra_4_1</twComp><twBEL>cf/ra_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>cf/ra_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp><twBEL>cf/Msub_size_addsub0000_lut&lt;4&gt;</twBEL><twBEL>cf/Msub_size_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;11&gt;</twComp><twBEL>cf/Msub_size_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cf/Madd_size_addsub0001_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/size&lt;15&gt;</twComp><twBEL>cf/size&lt;13&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/size&lt;14&gt;11</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMB</twBEL></twPathDel><twLogDel>2.691</twLogDel><twRouteDel>6.761</twRouteDel><twTotDel>9.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16909" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/Mram_fifo17_RAMC (SLICE_X40Y86.CE), 16909 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMC</twDest><twTotPathDel>9.493</twTotPathDel><twClkSkew dest = "1.187" src = "1.269">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMC</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMC</twBEL></twPathDel><twLogDel>3.006</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>9.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMC</twDest><twTotPathDel>9.474</twTotPathDel><twClkSkew dest = "1.187" src = "1.269">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMC</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMC</twBEL></twPathDel><twLogDel>2.987</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>9.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">cf/ra_4_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMC</twDest><twTotPathDel>9.452</twTotPathDel><twClkSkew dest = "1.187" src = "1.280">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_4_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMC</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>cf/ra_4_1</twComp><twBEL>cf/ra_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>cf/ra_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp><twBEL>cf/Msub_size_addsub0000_lut&lt;4&gt;</twBEL><twBEL>cf/Msub_size_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;11&gt;</twComp><twBEL>cf/Msub_size_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cf/Madd_size_addsub0001_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/size&lt;15&gt;</twComp><twBEL>cf/size&lt;13&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/size&lt;14&gt;11</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMC</twBEL></twPathDel><twLogDel>2.691</twLogDel><twRouteDel>6.761</twRouteDel><twTotDel>9.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16909" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/Mram_fifo17_RAMD (SLICE_X40Y86.CE), 16909 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMD</twDest><twTotPathDel>9.493</twTotPathDel><twClkSkew dest = "1.187" src = "1.269">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMD</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMD</twBEL></twPathDel><twLogDel>3.006</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>9.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMD</twDest><twTotPathDel>9.474</twTotPathDel><twClkSkew dest = "1.187" src = "1.269">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMD</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMD</twBEL></twPathDel><twLogDel>2.987</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>9.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">cf/ra_4_1</twSrc><twDest BELType="RAM">cf/Mram_fifo17_RAMD</twDest><twTotPathDel>9.452</twTotPathDel><twClkSkew dest = "1.187" src = "1.280">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_4_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo17_RAMD</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>cf/ra_4_1</twComp><twBEL>cf/ra_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>cf/ra_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp><twBEL>cf/Msub_size_addsub0000_lut&lt;4&gt;</twBEL><twBEL>cf/Msub_size_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;11&gt;</twComp><twBEL>cf/Msub_size_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cf/Madd_size_addsub0001_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/size&lt;15&gt;</twComp><twBEL>cf/size&lt;13&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/size&lt;14&gt;11</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl</twComp><twBEL>cf/write_ctrl</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cf/write_ctrl</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N119</twComp><twBEL>cf/Mram_fifo17_RAMD</twBEL></twPathDel><twLogDel>2.691</twLogDel><twRouteDel>6.761</twRouteDel><twTotDel>9.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34011" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/wa_1_1 (SLICE_X42Y73.D3), 34011 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.673</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="FF">cf/wa_1_1</twDest><twTotPathDel>9.304</twTotPathDel><twClkSkew dest = "0.154" src = "0.142">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='FF'>cf/wa_1_1</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>cf/full_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa_or0000221</twComp><twBEL>cf/wa_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>cf/wa_or0000221</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Reset</twComp><twBEL>cf/wa_or0000260_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;15&gt;</twComp><twBEL>cf/wa_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y76.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>cf/wa_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;7&gt;</twComp><twBEL>cf/wa_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cf/wa_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>cf/wa_1_1</twComp><twBEL>cf/wa_1_rstpot_rt</twBEL><twBEL>cf/wa_1_1</twBEL></twPathDel><twLogDel>2.735</twLogDel><twRouteDel>6.569</twRouteDel><twTotDel>9.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.681</twSlack><twSrc BELType="FF">cf/wa_5_1</twSrc><twDest BELType="FF">cf/wa_1_1</twDest><twTotPathDel>9.246</twTotPathDel><twClkSkew dest = "0.513" src = "0.551">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/wa_5_1</twSrc><twDest BELType='FF'>cf/wa_1_1</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X46Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X46Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/wa_5_1</twComp><twBEL>cf/wa_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>cf/wa_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;2&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>cf/full_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa_or0000221</twComp><twBEL>cf/wa_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>cf/wa_or0000221</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Reset</twComp><twBEL>cf/wa_or0000260_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;15&gt;</twComp><twBEL>cf/wa_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y76.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>cf/wa_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;7&gt;</twComp><twBEL>cf/wa_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cf/wa_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>cf/wa_1_1</twComp><twBEL>cf/wa_1_rstpot_rt</twBEL><twBEL>cf/wa_1_1</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>6.597</twRouteDel><twTotDel>9.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.692</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="FF">cf/wa_1_1</twDest><twTotPathDel>9.285</twTotPathDel><twClkSkew dest = "0.154" src = "0.142">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='FF'>cf/wa_1_1</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>cf/full_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa_or0000221</twComp><twBEL>cf/wa_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>cf/wa_or0000221</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Reset</twComp><twBEL>cf/wa_or0000260_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;15&gt;</twComp><twBEL>cf/wa_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y76.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>cf/wa_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;7&gt;</twComp><twBEL>cf/wa_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cf/wa_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>cf/wa_1_1</twComp><twBEL>cf/wa_1_rstpot_rt</twBEL><twBEL>cf/wa_1_1</twBEL></twPathDel><twLogDel>2.716</twLogDel><twRouteDel>6.569</twRouteDel><twTotDel>9.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34018" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/wa_8_1 (SLICE_X47Y75.AX), 34018 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.802</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="FF">cf/wa_8_1</twDest><twTotPathDel>9.126</twTotPathDel><twClkSkew dest = "0.491" src = "0.528">0.037</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='FF'>cf/wa_8_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>cf/full_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa_or0000221</twComp><twBEL>cf/wa_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>cf/wa_or0000221</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Reset</twComp><twBEL>cf/wa_or0000260_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;15&gt;</twComp><twBEL>cf/wa_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>cf/wa_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;9&gt;</twComp><twBEL>cf/wa_8_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>cf/wa_8_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>cf/wa_8_1</twComp><twBEL>cf/wa_8_1</twBEL></twPathDel><twLogDel>2.707</twLogDel><twRouteDel>6.419</twRouteDel><twTotDel>9.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.821</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="FF">cf/wa_8_1</twDest><twTotPathDel>9.107</twTotPathDel><twClkSkew dest = "0.491" src = "0.528">0.037</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='FF'>cf/wa_8_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>cf/full_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa_or0000221</twComp><twBEL>cf/wa_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>cf/wa_or0000221</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Reset</twComp><twBEL>cf/wa_or0000260_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;15&gt;</twComp><twBEL>cf/wa_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>cf/wa_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;9&gt;</twComp><twBEL>cf/wa_8_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>cf/wa_8_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>cf/wa_8_1</twComp><twBEL>cf/wa_8_1</twBEL></twPathDel><twLogDel>2.688</twLogDel><twRouteDel>6.419</twRouteDel><twTotDel>9.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.864</twSlack><twSrc BELType="FF">cf/wa_5_1</twSrc><twDest BELType="FF">cf/wa_8_1</twDest><twTotPathDel>9.068</twTotPathDel><twClkSkew dest = "0.141" src = "0.174">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/wa_5_1</twSrc><twDest BELType='FF'>cf/wa_8_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X46Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X46Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/wa_5_1</twComp><twBEL>cf/wa_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>cf/wa_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;2&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>cf/full_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa_or0000221</twComp><twBEL>cf/wa_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>cf/wa_or0000221</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y79.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Reset</twComp><twBEL>cf/wa_or0000260_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;15&gt;</twComp><twBEL>cf/wa_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>cf/wa_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/wa&lt;9&gt;</twComp><twBEL>cf/wa_8_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>cf/wa_8_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>cf/wa_8_1</twComp><twBEL>cf/wa_8_1</twBEL></twPathDel><twLogDel>2.621</twLogDel><twRouteDel>6.447</twRouteDel><twTotDel>9.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16909" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/Mram_fifo28_RAMA (SLICE_X52Y90.CE), 16909 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.803</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMA</twDest><twTotPathDel>8.994</twTotPathDel><twClkSkew dest = "1.101" src = "1.269">0.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMA</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMA</twBEL></twPathDel><twLogDel>3.006</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>8.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.822</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMA</twDest><twTotPathDel>8.975</twTotPathDel><twClkSkew dest = "1.101" src = "1.269">0.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMA</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMA</twBEL></twPathDel><twLogDel>2.987</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>8.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.833</twSlack><twSrc BELType="FF">cf/ra_4_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMA</twDest><twTotPathDel>8.953</twTotPathDel><twClkSkew dest = "1.101" src = "1.280">0.179</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_4_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMA</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>cf/ra_4_1</twComp><twBEL>cf/ra_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>cf/ra_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp><twBEL>cf/Msub_size_addsub0000_lut&lt;4&gt;</twBEL><twBEL>cf/Msub_size_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;11&gt;</twComp><twBEL>cf/Msub_size_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cf/Madd_size_addsub0001_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/size&lt;15&gt;</twComp><twBEL>cf/size&lt;13&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/size&lt;14&gt;11</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMA</twBEL></twPathDel><twLogDel>2.691</twLogDel><twRouteDel>6.262</twRouteDel><twTotDel>8.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16909" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/Mram_fifo28_RAMB (SLICE_X52Y90.CE), 16909 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.803</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMB</twDest><twTotPathDel>8.994</twTotPathDel><twClkSkew dest = "1.101" src = "1.269">0.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMB</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMB</twBEL></twPathDel><twLogDel>3.006</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>8.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.822</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMB</twDest><twTotPathDel>8.975</twTotPathDel><twClkSkew dest = "1.101" src = "1.269">0.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMB</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMB</twBEL></twPathDel><twLogDel>2.987</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>8.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.833</twSlack><twSrc BELType="FF">cf/ra_4_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMB</twDest><twTotPathDel>8.953</twTotPathDel><twClkSkew dest = "1.101" src = "1.280">0.179</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_4_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMB</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>cf/ra_4_1</twComp><twBEL>cf/ra_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>cf/ra_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp><twBEL>cf/Msub_size_addsub0000_lut&lt;4&gt;</twBEL><twBEL>cf/Msub_size_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;11&gt;</twComp><twBEL>cf/Msub_size_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cf/Madd_size_addsub0001_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/size&lt;15&gt;</twComp><twBEL>cf/size&lt;13&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/size&lt;14&gt;11</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMB</twBEL></twPathDel><twLogDel>2.691</twLogDel><twRouteDel>6.262</twRouteDel><twTotDel>8.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16909" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/Mram_fifo28_RAMC (SLICE_X52Y90.CE), 16909 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.803</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMC</twDest><twTotPathDel>8.994</twTotPathDel><twClkSkew dest = "1.101" src = "1.269">0.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMC</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMC</twBEL></twPathDel><twLogDel>3.006</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>8.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.822</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMC</twDest><twTotPathDel>8.975</twTotPathDel><twClkSkew dest = "1.101" src = "1.269">0.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMC</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMC</twBEL></twPathDel><twLogDel>2.987</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>8.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.833</twSlack><twSrc BELType="FF">cf/ra_4_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMC</twDest><twTotPathDel>8.953</twTotPathDel><twClkSkew dest = "1.101" src = "1.280">0.179</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_4_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMC</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>cf/ra_4_1</twComp><twBEL>cf/ra_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>cf/ra_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp><twBEL>cf/Msub_size_addsub0000_lut&lt;4&gt;</twBEL><twBEL>cf/Msub_size_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;11&gt;</twComp><twBEL>cf/Msub_size_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cf/Madd_size_addsub0001_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/size&lt;15&gt;</twComp><twBEL>cf/size&lt;13&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/size&lt;14&gt;11</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMC</twBEL></twPathDel><twLogDel>2.691</twLogDel><twRouteDel>6.262</twRouteDel><twTotDel>8.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16909" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/Mram_fifo28_RAMD (SLICE_X52Y90.CE), 16909 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.803</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMD</twDest><twTotPathDel>8.994</twTotPathDel><twClkSkew dest = "1.101" src = "1.269">0.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMD</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMD</twBEL></twPathDel><twLogDel>3.006</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>8.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.822</twSlack><twSrc BELType="FF">cf/ra_0_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMD</twDest><twTotPathDel>8.975</twTotPathDel><twClkSkew dest = "1.101" src = "1.269">0.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_0_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMD</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X43Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>cf/ra_2_1</twComp><twBEL>cf/ra_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>cf/ra_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>cf/wa_3_1</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_lutdi</twBEL><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Mcompar_size_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cf/size_cmp_ge0000</twComp><twBEL>cf/Mcompar_size_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>cf/size_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp><twBEL>cf/size&lt;3&gt;1</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/ra_8_1</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Madd_full_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMD</twBEL></twPathDel><twLogDel>2.987</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>8.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.833</twSlack><twSrc BELType="FF">cf/ra_4_1</twSrc><twDest BELType="RAM">cf/Mram_fifo28_RAMD</twDest><twTotPathDel>8.953</twTotPathDel><twClkSkew dest = "1.101" src = "1.280">0.179</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cf/ra_4_1</twSrc><twDest BELType='RAM'>cf/Mram_fifo28_RAMD</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X40Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>cf/ra_4_1</twComp><twBEL>cf/ra_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>cf/ra_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y74.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp><twBEL>cf/Msub_size_addsub0000_lut&lt;4&gt;</twBEL><twBEL>cf/Msub_size_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>cf/Msub_size_addsub0000_cy&lt;11&gt;</twComp><twBEL>cf/Msub_size_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>cf/Madd_size_addsub0001_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/size&lt;15&gt;</twComp><twBEL>cf/size&lt;13&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>cf/full_addsub0001&lt;15&gt;</twComp><twBEL>cf/size&lt;14&gt;11</twBEL><twBEL>cf/Madd_full_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>cf/full_addsub0001&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/empty143</twComp><twBEL>cf/wa_or000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cf/wa_or000025</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/ra&lt;3&gt;</twComp><twBEL>cf/_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>cf/_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cf/write_ctrl10</twComp><twBEL>cf/write_ctrl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>cf/write_ctrl11</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>cf/N185</twComp><twBEL>cf/Mram_fifo28_RAMD</twBEL></twPathDel><twLogDel>2.691</twLogDel><twRouteDel>6.262</twRouteDel><twTotDel>8.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart/uatransmit/BitCounter_3 (SLICE_X53Y70.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">uart/uatransmit/BitCounter_2</twSrc><twDest BELType="FF">uart/uatransmit/BitCounter_3</twDest><twTotPathDel>0.505</twTotPathDel><twClkSkew dest = "0.443" src = "0.413">-0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart/uatransmit/BitCounter_2</twSrc><twDest BELType='FF'>uart/uatransmit/BitCounter_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X55Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>uart/uatransmit/BitCounter&lt;2&gt;</twComp><twBEL>uart/uatransmit/BitCounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y70.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>uart/uatransmit/BitCounter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>uart/uatransmit/BitCounter&lt;3&gt;</twComp><twBEL>uart/uatransmit/Mcount_BitCounter_xor&lt;3&gt;11</twBEL><twBEL>uart/uatransmit/BitCounter_3</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart/uatransmit/TXShift_5 (SLICE_X50Y83.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">uart/uatransmit/TXShift_6</twSrc><twDest BELType="FF">uart/uatransmit/TXShift_5</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart/uatransmit/TXShift_6</twSrc><twDest BELType='FF'>uart/uatransmit/TXShift_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X50Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>uart/uatransmit/TXShift_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.267</twDelInfo><twComp>uart/uatransmit/TXShift&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>uart/uatransmit/TXShift_mux0000&lt;5&gt;1</twBEL><twBEL>uart/uatransmit/TXShift_5</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.267</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/wa_10 (SLICE_X47Y78.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.491</twSlack><twSrc BELType="FF">cf/wa_10</twSrc><twDest BELType="FF">cf/wa_10</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cf/wa_10</twSrc><twDest BELType='FF'>cf/wa_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X47Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>cf/wa&lt;9&gt;</twComp><twBEL>cf/wa_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>cf/wa&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y78.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>cf/wa&lt;9&gt;</twComp><twBEL>cf/wa_10_rstpot</twBEL><twBEL>cf/wa_10</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point resetParse/BP[0].ED.ED/Register/Out_1 (SLICE_X64Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.493</twSlack><twSrc BELType="FF">resetParse/BP[0].ED.ED/Register/Out_0</twSrc><twDest BELType="FF">resetParse/BP[0].ED.ED/Register/Out_1</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>resetParse/BP[0].ED.ED/Register/Out_0</twSrc><twDest BELType='FF'>resetParse/BP[0].ED.ED/Register/Out_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X64Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>resetParse/BP[0].ED.ED/Register/Out&lt;2&gt;</twComp><twBEL>resetParse/BP[0].ED.ED/Register/Out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>resetParse/BP[0].ED.ED/Register/Out&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>resetParse/BP[0].ED.ED/Register/Out&lt;2&gt;</twComp><twBEL>resetParse/BP[0].ED.ED/Register/Out_1</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart/txreg/Out_0 (SLICE_X49Y70.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">uart/uatransmit/BitCounter_3</twSrc><twDest BELType="FF">uart/txreg/Out_0</twDest><twTotPathDel>0.513</twTotPathDel><twClkSkew dest = "0.430" src = "0.412">-0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart/uatransmit/BitCounter_3</twSrc><twDest BELType='FF'>uart/txreg/Out_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X53Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>uart/uatransmit/BitCounter&lt;3&gt;</twComp><twBEL>uart/uatransmit/BitCounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>uart/uatransmit/BitCounter&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>uart/txreg/Out&lt;0&gt;</twComp><twBEL>uart/uatransmit/SOut1</twBEL><twBEL>uart/txreg/Out_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>0.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cf/wa_14 (SLICE_X44Y78.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">cf/wa_14</twSrc><twDest BELType="FF">cf/wa_14</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cf/wa_14</twSrc><twDest BELType='FF'>cf/wa_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X44Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>cf/wa&lt;14&gt;</twComp><twBEL>cf/wa_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>cf/wa&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y78.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.217</twDelInfo><twComp>cf/wa&lt;14&gt;</twComp><twBEL>cf/wa_14_rstpot</twBEL><twBEL>cf/wa_14</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point resetParse/BP[0].D/CntReg/Out_3 (SLICE_X90Y49.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.542</twSlack><twSrc BELType="FF">resetParse/BP[0].D/CntReg/Out_2</twSrc><twDest BELType="FF">resetParse/BP[0].D/CntReg/Out_3</twDest><twTotPathDel>0.542</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>resetParse/BP[0].D/CntReg/Out_2</twSrc><twDest BELType='FF'>resetParse/BP[0].D/CntReg/Out_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X90Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;3&gt;</twComp><twBEL>resetParse/BP[0].D/CntReg/Out_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;3&gt;</twComp><twBEL>resetParse/BP[0].D/Maddsub_NextCount_share0000_cy&lt;3&gt;</twBEL><twBEL>resetParse/BP[0].D/CntReg/Out_3</twBEL></twPathDel><twLogDel>0.369</twLogDel><twRouteDel>0.173</twRouteDel><twTotDel>0.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point resetParse/BP[0].D/CntReg/Out_7 (SLICE_X90Y50.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.542</twSlack><twSrc BELType="FF">resetParse/BP[0].D/CntReg/Out_6</twSrc><twDest BELType="FF">resetParse/BP[0].D/CntReg/Out_7</twDest><twTotPathDel>0.542</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>resetParse/BP[0].D/CntReg/Out_6</twSrc><twDest BELType='FF'>resetParse/BP[0].D/CntReg/Out_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X90Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;7&gt;</twComp><twBEL>resetParse/BP[0].D/CntReg/Out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y50.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;7&gt;</twComp><twBEL>resetParse/BP[0].D/Maddsub_NextCount_share0000_cy&lt;7&gt;</twBEL><twBEL>resetParse/BP[0].D/CntReg/Out_7</twBEL></twPathDel><twLogDel>0.369</twLogDel><twRouteDel>0.173</twRouteDel><twTotDel>0.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point resetParse/BP[0].D/CntReg/Out_11 (SLICE_X90Y51.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.548</twSlack><twSrc BELType="FF">resetParse/BP[0].D/CntReg/Out_10</twSrc><twDest BELType="FF">resetParse/BP[0].D/CntReg/Out_11</twDest><twTotPathDel>0.548</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>resetParse/BP[0].D/CntReg/Out_10</twSrc><twDest BELType='FF'>resetParse/BP[0].D/CntReg/Out_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X90Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;11&gt;</twComp><twBEL>resetParse/BP[0].D/CntReg/Out_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y51.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;11&gt;</twComp><twBEL>resetParse/BP[0].D/Maddsub_NextCount_share0000_cy&lt;11&gt;</twBEL><twBEL>resetParse/BP[0].D/CntReg/Out_11</twBEL></twPathDel><twLogDel>0.369</twLogDel><twRouteDel>0.179</twRouteDel><twTotDel>0.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>67.3</twPctLog><twPctRoute>32.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point resetParse/BP[0].D/CntReg/Out_19 (SLICE_X90Y53.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.549</twSlack><twSrc BELType="FF">resetParse/BP[0].D/CntReg/Out_18</twSrc><twDest BELType="FF">resetParse/BP[0].D/CntReg/Out_19</twDest><twTotPathDel>0.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>resetParse/BP[0].D/CntReg/Out_18</twSrc><twDest BELType='FF'>resetParse/BP[0].D/CntReg/Out_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X90Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;19&gt;</twComp><twBEL>resetParse/BP[0].D/CntReg/Out_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.180</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>resetParse/BP[0].D/CntReg/Out&lt;19&gt;</twComp><twBEL>resetParse/BP[0].D/Maddsub_NextCount_share0000_xor&lt;19&gt;</twBEL><twBEL>resetParse/BP[0].D/CntReg/Out_19</twBEL></twPathDel><twLogDel>0.369</twLogDel><twRouteDel>0.180</twRouteDel><twTotDel>0.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clock</twDestClk><twPctLog>67.2</twPctLog><twPctRoute>32.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINLOWPULSE" name="Twpl" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="cf/N149/CLK" logResource="cf/Mram_fifo22_RAMA/CLK" locationPin="SLICE_X40Y80.CLK" clockNet="Clock"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Twph" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="cf/N149/CLK" logResource="cf/Mram_fifo22_RAMA/CLK" locationPin="SLICE_X40Y80.CLK" clockNet="Clock"/><twPinLimit anchorID="89" type="MINLOWPULSE" name="Twpl" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="cf/N149/CLK" logResource="cf/Mram_fifo22_RAMB/CLK" locationPin="SLICE_X40Y80.CLK" clockNet="Clock"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="90">0</twUnmetConstCnt><twDataSheet anchorID="91" twNameLen="15"><twClk2SUList anchorID="92" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>9.610</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="93"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>4258330</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2579</twConnCnt></twConstCov><twStats anchorID="94"><twMinPer>9.610</twMinPer><twFootnote number="1" /><twMaxFreq>104.058</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed May  1 18:02:16 2013 </twTimestamp></twFoot><twClientInfo anchorID="95"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 611 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
