<!doctype html> <html lang="en"> <head> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1"> <title>ASIC Design — Edson Gao</title> <link rel="stylesheet" href="../assets/styles.css"> <script src="../assets/script.js" defer></script> </head> <body> <header class="header"> <div style="font-weight:800;"><a href="../index.html">Edson Gao</a></div> <nav class="nav"> <a href="../projects.html">My Projects</a> </nav> </header> <div class="page-header"> <h1 class="page-title">ASIC Design</h1> <p class="page-subtitle">Digital design, interfaces, and verification.</p> </div> <main class="section container"> <!-- UWASIC SPI Controller --> <article class="proj"> <div class="figure"> <div id="img-spi" class="placeholder">Add later: Portfolio.setProjectImage('img-spi', '../images/spi-controller.jpg', 'SPI Controller')</div> </div> <div> <h2>UWASIC — SPI Controller (Verilog)</h2> <div class="meta">MOSI/MISO wiring, CPOL/CPHA behavior, testbenches</div> <ul> <li>Planned module I/Os and supported SPI modes prior to RTL design.</li> <li>Instantiated Verilog modules for proper MOSI/MISO communication via correct wiring.</li> <li>Implemented 8-bit transfers with parallelized signal streams on rising and falling edges.</li> <li>Verified timing and logic using GTKWave; debugged with Python Cocotb test logs.</li> </ul> </div> </article> </main> <footer class="footer">© <span id="year"></span> Edson Gao</footer> <script>document.getElementById('year').textContent = new Date().getFullYear();</script> </body> </html>
