/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlib /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vmap xtlm /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -std=c++11  -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm/xtlm/include -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -fPIC -DXTLM_DLL -O3 -work xtlm -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/.cxl.systemc.xtlm.xtlm.cmf
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -linkshared -lib xtlm  -L/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0  -work xtlm
