INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/design_source/stage_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/design_source/switch_16_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/sim_source/tb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/stage_module_prj/stage_module_prj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
