
*** Running vivado
    with args -log blk_diag1_util_vector_logic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_diag1_util_vector_logic_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source blk_diag1_util_vector_logic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/project_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/Documents/Vivado_Projects/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/Documents/Vivado_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP blk_diag1_util_vector_logic_0_0, cache-ID = 8943b39db5bc8cd3.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 00:54:49 2024...
