INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab1/Beat_Generater/Beat_Generater/Beat_Generater.srcs/sources_1/new/design_Beat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_Beat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab1/Beat_Generater/Beat_Generater/Beat_Generater.srcs/sim_1/new/sim_Beat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Beat
