// Seed: 2809626461
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_27 = 1'd0 == id_20[1'b0];
  wire id_28;
  wire id_29 = id_18;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2[1] = id_3 == 1;
  initial assume (1);
  module_0(
      id_1,
      id_3,
      id_7,
      id_3,
      id_7,
      id_1,
      id_7,
      id_1,
      id_3,
      id_6,
      id_4,
      id_3,
      id_7,
      id_1,
      id_3,
      id_7,
      id_3,
      id_7,
      id_3,
      id_2,
      id_4,
      id_4,
      id_3,
      id_5,
      id_3,
      id_3
  );
endmodule
