/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Jun 18 10:52:58 2015
 *                 Full Compile MD5 Checksum  32b78c1804e11666b824f2b9450a6228
 *                     (minus title and desc)
 *                 MD5 Checksum               3452ff65b8043c1c458e059705af3b49
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16265
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_HEVD_IL_CPU_DEBUG_2_0_H__
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_H__

/***************************************************************************
 *HEVD_IL_CPU_DEBUG_2_0
 ***************************************************************************/

/***************************************************************************
 *CORE_REG%i - Core Registers
 ***************************************************************************/
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_CORE_REGi_ARRAY_BASE            0x20050800
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_CORE_REGi_ARRAY_START           0
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_CORE_REGi_ARRAY_END             63
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_CORE_REGi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *CORE_REG%i - Core Registers
 ***************************************************************************/
/* HEVD_IL_CPU_DEBUG_2_0 :: CORE_REGi :: Register [31:00] */
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_CORE_REGi_Register_MASK         0xffffffff
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_CORE_REGi_Register_SHIFT        0
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_CORE_REGi_Register_DEFAULT      0x00000000


/***************************************************************************
 *AUX_REG%i - Aux Registers
 ***************************************************************************/
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_AUX_REGi_ARRAY_BASE             0x20050c00
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_AUX_REGi_ARRAY_START            0
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_AUX_REGi_ARRAY_END              255
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_AUX_REGi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *AUX_REG%i - Aux Registers
 ***************************************************************************/
/* HEVD_IL_CPU_DEBUG_2_0 :: AUX_REGi :: Register [31:00] */
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_AUX_REGi_Register_MASK          0xffffffff
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_AUX_REGi_Register_SHIFT         0
#define BCHP_HEVD_IL_CPU_DEBUG_2_0_AUX_REGi_Register_DEFAULT       0x00000000


#endif /* #ifndef BCHP_HEVD_IL_CPU_DEBUG_2_0_H__ */

/* End of File */
