// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=9,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=30,HLS_SYN_FF=10176,HLS_SYN_LUT=21288,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [127:0] x_V;
output  [7:0] y_0_V;
output   y_0_V_ap_vld;
output  [7:0] y_1_V;
output   y_1_V_ap_vld;
output  [7:0] y_2_V;
output   y_2_V_ap_vld;
output  [7:0] y_3_V;
output   y_3_V_ap_vld;
output  [7:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] x_V_preg;
reg   [127:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire   [7:0] p_Val2_9_fu_300_p4;
reg   [7:0] p_Val2_9_reg_1101;
reg   [7:0] p_Val2_9_reg_1101_pp0_iter1_reg;
reg   [7:0] p_Val2_9_reg_1101_pp0_iter2_reg;
reg   [7:0] p_Val2_9_reg_1101_pp0_iter3_reg;
reg   [7:0] p_Val2_9_reg_1101_pp0_iter4_reg;
wire  signed [7:0] p_Val2_s_fu_310_p4;
reg  signed [7:0] p_Val2_s_reg_1110;
reg  signed [7:0] p_Val2_s_reg_1110_pp0_iter1_reg;
reg  signed [7:0] p_Val2_s_reg_1110_pp0_iter2_reg;
reg  signed [7:0] p_Val2_s_reg_1110_pp0_iter3_reg;
reg  signed [7:0] p_Val2_s_reg_1110_pp0_iter4_reg;
wire  signed [7:0] p_Val2_2_fu_337_p4;
reg  signed [7:0] p_Val2_2_reg_1122;
reg   [7:0] p_Val2_2_reg_1122_pp0_iter1_reg;
reg   [7:0] p_Val2_6_reg_1152;
reg  signed [7:0] p_Val2_6_reg_1152_pp0_iter1_reg;
reg   [6:0] tmp_s_reg_1163;
reg   [6:0] tmp_s_reg_1163_pp0_iter1_reg;
reg   [7:0] trunc_ln708_8_reg_1168;
reg   [7:0] trunc_ln708_4_reg_1183;
reg   [7:0] trunc_ln708_6_reg_1193;
wire   [3:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_return;
reg   [3:0] p_Val2_s_26_reg_1208;
wire   [3:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_return;
reg  signed [3:0] p_3_reg_1213;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_return;
reg   [3:0] p_Val2_4_reg_1218;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_return;
reg   [3:0] p_Val2_5_reg_1223;
reg   [3:0] p_Val2_5_reg_1223_pp0_iter5_reg;
wire  signed [9:0] sext_ln1118_1_fu_596_p1;
reg  signed [9:0] sext_ln1118_1_reg_1228;
wire  signed [11:0] grp_fu_1043_p3;
reg  signed [11:0] ret_V_4_reg_1238;
wire   [3:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_return;
reg  signed [3:0] p_Val2_3_reg_1243;
wire   [4:0] ret_V_10_fu_680_p2;
reg   [4:0] ret_V_10_reg_1249;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_return;
reg   [3:0] p_1_reg_1254;
reg   [3:0] p_1_reg_1254_pp0_iter7_reg;
reg   [3:0] p_1_reg_1254_pp0_iter8_reg;
wire  signed [19:0] grp_fu_1051_p3;
reg  signed [19:0] mul_ln1192_reg_1259;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_return;
reg   [3:0] p_7_reg_1264;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_return;
reg   [3:0] p_8_reg_1269;
reg   [3:0] p_8_reg_1269_pp0_iter7_reg;
wire  signed [22:0] mul_ln1192_4_fu_1059_p2;
reg  signed [22:0] mul_ln1192_4_reg_1274;
wire   [3:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_return;
reg   [3:0] p_2_reg_1279;
wire   [9:0] r_V_10_fu_794_p2;
reg   [9:0] r_V_10_reg_1284;
wire   [7:0] r_V_11_fu_804_p2;
reg   [7:0] r_V_11_reg_1289;
wire   [3:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_return;
reg   [3:0] p_6_reg_1294;
wire   [3:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_return;
reg   [3:0] p_10_reg_1299;
reg   [3:0] p_10_reg_1299_pp0_iter7_reg;
wire  signed [19:0] mul_ln1192_1_fu_813_p2;
reg  signed [19:0] mul_ln1192_1_reg_1304;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_return;
reg   [3:0] p_Val2_7_reg_1309;
reg   [3:0] p_Val2_7_reg_1309_pp0_iter8_reg;
wire  signed [23:0] mul_ln1192_5_fu_1065_p2;
reg  signed [23:0] mul_ln1192_5_reg_1314;
wire   [3:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_return;
reg   [3:0] p_4_reg_1319;
wire  signed [21:0] mul_ln1192_7_fu_1071_p2;
reg  signed [21:0] mul_ln1192_7_reg_1324;
wire  signed [19:0] mul_ln1192_2_fu_866_p2;
reg  signed [19:0] mul_ln1192_2_reg_1329;
wire   [3:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_return;
reg  signed [3:0] p_9_reg_1334;
reg   [7:0] trunc_ln708_7_reg_1339;
reg   [7:0] trunc_ln708_1_reg_1344;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_input_V;
wire   [3:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_ap_return;
reg    grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call16;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call16;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call16;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call16;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call16;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call16;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call16;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call16;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call16;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call16;
reg    ap_block_pp0_stage0_11001_ignoreCallOp16;
wire   [7:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_input_V;
reg    grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call49;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call49;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call49;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call49;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call49;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call49;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call49;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call49;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call49;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call49;
reg    ap_block_pp0_stage0_11001_ignoreCallOp19;
wire   [7:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_input_V;
reg    grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call54;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call54;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call54;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call54;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call54;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call54;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call54;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call54;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call54;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call54;
reg    ap_block_pp0_stage0_11001_ignoreCallOp21;
reg    grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call69;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call69;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call69;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call69;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call69;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call69;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call69;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call69;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call69;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call69;
reg    ap_block_pp0_stage0_11001_ignoreCallOp34;
wire   [7:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_input_V;
reg    grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call125;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call125;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call125;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call125;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call125;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call125;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call125;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call125;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call125;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call125;
reg    ap_block_pp0_stage0_11001_ignoreCallOp69;
wire   [7:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_input_V;
reg    grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call165;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call165;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call165;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call165;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call165;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call165;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call165;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call165;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call165;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call165;
reg    ap_block_pp0_stage0_11001_ignoreCallOp83;
wire   [7:0] grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_input_V;
reg    grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call175;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call175;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call175;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call175;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call175;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call175;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call175;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call175;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call175;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call175;
reg    ap_block_pp0_stage0_11001_ignoreCallOp88;
reg    grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call141;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call141;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call141;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call141;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call141;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call141;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call141;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call141;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call141;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call141;
reg    ap_block_pp0_stage0_11001_ignoreCallOp101;
reg    grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call86;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call86;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call86;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call86;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call86;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call86;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call86;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call86;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call86;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call86;
reg    ap_block_pp0_stage0_11001_ignoreCallOp114;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call59;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call59;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call59;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call59;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call59;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call59;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call59;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call59;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call59;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call59;
reg    ap_block_pp0_stage0_11001_ignoreCallOp23;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call65;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call65;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call65;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call65;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call65;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call65;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call65;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call65;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call65;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call65;
reg    ap_block_pp0_stage0_11001_ignoreCallOp26;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call104;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call104;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call104;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call104;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call104;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call104;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call104;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call104;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call104;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call104;
reg    ap_block_pp0_stage0_11001_ignoreCallOp35;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call37;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call37;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call37;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call37;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call37;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call37;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call37;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call37;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call37;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call37;
reg    ap_block_pp0_stage0_11001_ignoreCallOp45;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call79;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call79;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call79;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call79;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call79;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call79;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call79;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call79;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call79;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call79;
reg    ap_block_pp0_stage0_11001_ignoreCallOp51;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call83;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call83;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp53;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call157;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call157;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call157;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call157;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call157;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call157;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call157;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call157;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call157;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call157;
reg    ap_block_pp0_stage0_11001_ignoreCallOp80;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call101;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call101;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call101;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call101;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call101;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call101;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call101;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call101;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call101;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call101;
reg    ap_block_pp0_stage0_11001_ignoreCallOp98;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call12;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call12;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call12;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call12;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call12;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call12;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call12;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call12;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call12;
reg    ap_block_pp0_stage0_11001_ignoreCallOp122;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_input_V;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call26;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call26;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call26;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call26;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call26;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call26;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call26;
reg    ap_block_pp0_stage0_11001_ignoreCallOp130;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] p_Val2_1_fu_320_p4;
wire   [5:0] trunc_ln708_2_fu_366_p4;
wire  signed [9:0] grp_fu_1014_p3;
wire   [7:0] sub_ln703_fu_423_p2;
wire  signed [8:0] lhs_V_fu_440_p1;
wire  signed [8:0] rhs_V_fu_443_p1;
wire  signed [8:0] ret_V_22_fu_446_p2;
wire  signed [9:0] grp_fu_1023_p3;
wire  signed [9:0] sext_ln1118_5_fu_472_p1;
wire   [9:0] shl_ln1_fu_475_p3;
wire   [9:0] add_ln1192_10_fu_482_p2;
wire   [9:0] ret_V_25_fu_488_p2;
wire  signed [10:0] shl_ln1118_5_fu_505_p3;
wire  signed [8:0] add_ln1192_12_fu_516_p2;
wire  signed [11:0] grp_fu_1032_p4;
wire  signed [7:0] r_V_22_fu_545_p1;
wire   [9:0] r_V_22_fu_545_p2;
wire   [8:0] add_ln1192_17_fu_562_p2;
wire  signed [9:0] sext_ln1118_fu_420_p1;
wire  signed [9:0] sext_ln1192_13_fu_568_p1;
wire   [9:0] add_ln1192_8_fu_572_p2;
wire   [8:0] shl_ln_fu_589_p3;
wire   [8:0] r_V_17_fu_600_p3;
wire  signed [9:0] sext_ln1192_fu_607_p1;
wire   [9:0] sub_ln1192_fu_611_p2;
wire   [9:0] ret_V_18_fu_617_p2;
wire  signed [8:0] r_V_fu_634_p1;
wire   [8:0] r_V_19_fu_637_p2;
wire  signed [8:0] sext_ln703_fu_643_p1;
wire   [8:0] ret_V_20_fu_646_p2;
wire  signed [8:0] ret_V_fu_652_p2;
wire  signed [5:0] tmp_6_fu_665_p3;
wire  signed [4:0] sext_ln1192_6_fu_676_p1;
wire  signed [4:0] sext_ln1253_fu_691_p1;
wire  signed [3:0] r_V_21_fu_703_p0;
wire  signed [7:0] sext_ln1116_1_fu_700_p1;
wire  signed [3:0] r_V_21_fu_703_p1;
wire  signed [7:0] r_V_21_fu_703_p2;
wire   [4:0] r_V_20_fu_694_p2;
wire  signed [6:0] tmp_7_fu_713_p3;
wire  signed [4:0] r_V_7_fu_731_p0;
wire  signed [9:0] sext_ln1118_3_fu_728_p1;
wire  signed [4:0] r_V_7_fu_731_p1;
wire   [9:0] r_V_7_fu_731_p2;
wire   [10:0] tmp_8_fu_737_p3;
wire   [9:0] r_V_16_fu_686_p2;
wire   [11:0] lhs_V_3_fu_749_p3;
wire  signed [13:0] sext_ln728_3_fu_757_p1;
wire  signed [13:0] sext_ln1118_4_fu_745_p1;
wire   [13:0] ret_V_24_fu_761_p2;
wire  signed [13:0] add_ln1192_fu_767_p2;
wire  signed [4:0] sext_ln1192_17_fu_781_p1;
wire   [4:0] ret_V_15_fu_784_p2;
wire  signed [4:0] r_V_10_fu_794_p0;
wire  signed [9:0] sext_ln1118_7_fu_790_p1;
wire  signed [4:0] r_V_10_fu_794_p1;
wire  signed [3:0] r_V_11_fu_804_p0;
wire  signed [7:0] sext_ln1116_4_fu_800_p1;
wire  signed [3:0] r_V_11_fu_804_p1;
wire  signed [3:0] mul_ln1192_1_fu_813_p0;
wire  signed [3:0] r_V_8_fu_824_p0;
wire  signed [7:0] sext_ln1116_2_fu_821_p1;
wire  signed [3:0] r_V_8_fu_824_p1;
wire  signed [7:0] r_V_8_fu_824_p2;
wire  signed [7:0] r_V_12_fu_840_p0;
wire  signed [9:0] r_V_12_fu_840_p1;
wire  signed [3:0] r_V_14_fu_849_p0;
wire  signed [7:0] sext_ln1116_5_fu_846_p1;
wire  signed [3:0] r_V_14_fu_849_p1;
wire  signed [17:0] r_V_12_fu_840_p2;
wire  signed [7:0] r_V_14_fu_849_p2;
wire  signed [3:0] mul_ln1192_2_fu_866_p0;
wire  signed [3:0] r_V_9_fu_874_p0;
wire  signed [7:0] sext_ln1116_3_fu_871_p1;
wire  signed [3:0] r_V_9_fu_874_p1;
wire  signed [7:0] r_V_9_fu_874_p2;
wire  signed [23:0] grp_fu_1077_p3;
wire  signed [3:0] r_V_15_fu_896_p0;
wire  signed [7:0] sext_ln1116_6_fu_893_p1;
wire  signed [3:0] r_V_15_fu_896_p1;
wire  signed [7:0] r_V_15_fu_896_p2;
wire  signed [21:0] grp_fu_1085_p3;
wire   [7:0] tmp_3_fu_915_p3;
wire  signed [8:0] sext_ln700_fu_923_p1;
wire   [5:0] tmp_4_fu_933_p3;
wire   [8:0] sub_ln700_fu_927_p2;
wire  signed [8:0] sext_ln700_3_fu_941_p1;
wire   [8:0] sub_ln700_1_fu_945_p2;
wire  signed [3:0] r_V_18_fu_958_p0;
wire  signed [7:0] sext_ln1116_fu_955_p1;
wire  signed [3:0] r_V_18_fu_958_p1;
wire   [7:0] r_V_18_fu_958_p2;
wire   [9:0] tmp_5_fu_964_p3;
wire  signed [10:0] sext_ln700_4_fu_951_p1;
wire  signed [10:0] sext_ln728_fu_972_p1;
wire   [10:0] ret_V_19_fu_976_p2;
wire   [6:0] tmp_fu_982_p4;
wire  signed [19:0] grp_fu_1093_p3;
wire   [5:0] grp_fu_1014_p0;
wire   [9:0] grp_fu_1014_p2;
wire   [2:0] grp_fu_1023_p0;
wire   [9:0] grp_fu_1023_p2;
wire   [11:0] grp_fu_1032_p3;
wire  signed [21:0] mul_ln1192_5_fu_1065_p1;
wire  signed [18:0] grp_fu_1077_p2;
wire  signed [16:0] grp_fu_1085_p2;
wire  signed [14:0] grp_fu_1093_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 x_V_preg = 128'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

cos_lut_ap_fixed_8_6_5_3_0_s grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_input_V),
    .ap_return(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_ap_ce)
);

cos_lut_ap_fixed_8_6_5_3_0_s grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_input_V),
    .ap_return(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_ce)
);

cos_lut_ap_fixed_8_6_5_3_0_s grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_input_V),
    .ap_return(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_ce)
);

cos_lut_ap_fixed_8_6_5_3_0_s grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_6_reg_1152),
    .ap_return(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_ce)
);

cos_lut_ap_fixed_8_6_5_3_0_s grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_input_V),
    .ap_return(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_ce)
);

cos_lut_ap_fixed_8_6_5_3_0_s grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_input_V),
    .ap_return(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_ce)
);

cos_lut_ap_fixed_8_6_5_3_0_s grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_input_V),
    .ap_return(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_ce)
);

cos_lut_ap_fixed_8_6_5_3_0_s grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_6_reg_1193),
    .ap_return(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_ce)
);

cos_lut_ap_fixed_8_6_5_3_0_s grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_9_reg_1101_pp0_iter3_reg),
    .ap_return(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_6_reg_1152),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_2_reg_1122_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_8_reg_1168),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_4_reg_1183),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_9_reg_1101_pp0_iter4_reg),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_ce)
);

myproject_mac_muladd_6ns_8s_10ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
myproject_mac_muladd_6ns_8s_10ns_10_1_1_U13(
    .din0(grp_fu_1014_p0),
    .din1(p_Val2_2_reg_1122),
    .din2(grp_fu_1014_p2),
    .dout(grp_fu_1014_p3)
);

myproject_ama_addmulsub_3ns_9s_10ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_U14(
    .din0(grp_fu_1023_p0),
    .din1(ret_V_22_fu_446_p2),
    .din2(grp_fu_1023_p2),
    .dout(grp_fu_1023_p3)
);

myproject_ama_addmuladd_11s_9s_8s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_ama_addmuladd_11s_9s_8s_12ns_12_1_1_U15(
    .din0(shl_ln1118_5_fu_505_p3),
    .din1(add_ln1192_12_fu_516_p2),
    .din2(p_Val2_2_reg_1122_pp0_iter1_reg),
    .din3(grp_fu_1032_p3),
    .dout(grp_fu_1032_p4)
);

myproject_mac_mul_sub_4s_9s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
myproject_mac_mul_sub_4s_9s_6s_12_1_1_U16(
    .din0(p_3_reg_1213),
    .din1(ret_V_fu_652_p2),
    .din2(tmp_6_fu_665_p3),
    .dout(grp_fu_1043_p3)
);

myproject_am_addmul_8s_7s_12s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_am_addmul_8s_7s_12s_20_1_1_U17(
    .din0(r_V_21_fu_703_p2),
    .din1(tmp_7_fu_713_p3),
    .din2(ret_V_4_reg_1238),
    .dout(grp_fu_1051_p3)
);

myproject_mul_mul_8s_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_8s_14s_23_1_1_U18(
    .din0(r_V_21_fu_703_p2),
    .din1(add_ln1192_fu_767_p2),
    .dout(mul_ln1192_4_fu_1059_p2)
);

myproject_mul_mul_8s_22s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_8s_22s_24_1_1_U19(
    .din0(r_V_8_fu_824_p2),
    .din1(mul_ln1192_5_fu_1065_p1),
    .dout(mul_ln1192_5_fu_1065_p2)
);

myproject_mul_mul_8s_18s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8s_18s_22_1_1_U20(
    .din0(r_V_14_fu_849_p2),
    .din1(r_V_12_fu_840_p2),
    .dout(mul_ln1192_7_fu_1071_p2)
);

myproject_mac_muladd_8s_24s_19s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_24s_19s_24_1_1_U21(
    .din0(r_V_9_fu_874_p2),
    .din1(mul_ln1192_5_reg_1314),
    .din2(grp_fu_1077_p2),
    .dout(grp_fu_1077_p3)
);

myproject_mac_muladd_8s_22s_17s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_8s_22s_17s_22_1_1_U22(
    .din0(r_V_15_fu_896_p2),
    .din1(mul_ln1192_7_reg_1324),
    .din2(grp_fu_1085_p2),
    .dout(grp_fu_1085_p3)
);

myproject_mac_muladd_4s_20s_15s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_4s_20s_15s_20_1_1_U23(
    .din0(p_9_reg_1334),
    .din1(mul_ln1192_2_reg_1329),
    .din2(grp_fu_1093_p2),
    .dout(grp_fu_1093_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 128'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        mul_ln1192_1_reg_1304 <= mul_ln1192_1_fu_813_p2;
        mul_ln1192_2_reg_1329 <= mul_ln1192_2_fu_866_p2;
        mul_ln1192_4_reg_1274 <= mul_ln1192_4_fu_1059_p2;
        mul_ln1192_5_reg_1314 <= mul_ln1192_5_fu_1065_p2;
        mul_ln1192_7_reg_1324 <= mul_ln1192_7_fu_1071_p2;
        p_10_reg_1299 <= grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_return;
        p_10_reg_1299_pp0_iter7_reg <= p_10_reg_1299;
        p_1_reg_1254 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_return;
        p_1_reg_1254_pp0_iter7_reg <= p_1_reg_1254;
        p_1_reg_1254_pp0_iter8_reg <= p_1_reg_1254_pp0_iter7_reg;
        p_2_reg_1279 <= grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_return;
        p_3_reg_1213 <= grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_return;
        p_4_reg_1319 <= grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_return;
        p_6_reg_1294 <= grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_return;
        p_7_reg_1264 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_return;
        p_8_reg_1269 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_return;
        p_8_reg_1269_pp0_iter7_reg <= p_8_reg_1269;
        p_9_reg_1334 <= grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_return;
        p_Val2_3_reg_1243 <= grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_return;
        p_Val2_4_reg_1218 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_return;
        p_Val2_5_reg_1223 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_return;
        p_Val2_5_reg_1223_pp0_iter5_reg <= p_Val2_5_reg_1223;
        p_Val2_7_reg_1309 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_return;
        p_Val2_7_reg_1309_pp0_iter8_reg <= p_Val2_7_reg_1309;
        p_Val2_9_reg_1101_pp0_iter2_reg <= p_Val2_9_reg_1101_pp0_iter1_reg;
        p_Val2_9_reg_1101_pp0_iter3_reg <= p_Val2_9_reg_1101_pp0_iter2_reg;
        p_Val2_9_reg_1101_pp0_iter4_reg <= p_Val2_9_reg_1101_pp0_iter3_reg;
        p_Val2_s_26_reg_1208 <= grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_return;
        p_Val2_s_reg_1110_pp0_iter2_reg <= p_Val2_s_reg_1110_pp0_iter1_reg;
        p_Val2_s_reg_1110_pp0_iter3_reg <= p_Val2_s_reg_1110_pp0_iter2_reg;
        p_Val2_s_reg_1110_pp0_iter4_reg <= p_Val2_s_reg_1110_pp0_iter3_reg;
        r_V_10_reg_1284 <= r_V_10_fu_794_p2;
        r_V_11_reg_1289 <= r_V_11_fu_804_p2;
        ret_V_10_reg_1249 <= ret_V_10_fu_680_p2;
        sext_ln1118_1_reg_1228[9 : 1] <= sext_ln1118_1_fu_596_p1[9 : 1];
        trunc_ln708_1_reg_1344 <= {{grp_fu_1085_p3[21:14]}};
        trunc_ln708_4_reg_1183 <= {{grp_fu_1023_p3[9:2]}};
        trunc_ln708_6_reg_1193 <= {{grp_fu_1032_p4[11:4]}};
        trunc_ln708_7_reg_1339 <= {{grp_fu_1077_p3[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        mul_ln1192_reg_1259 <= grp_fu_1051_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_2_reg_1122 <= {{x_V_in_sig[119:112]}};
        p_Val2_2_reg_1122_pp0_iter1_reg <= p_Val2_2_reg_1122;
        p_Val2_6_reg_1152 <= {{x_V_in_sig[31:24]}};
        p_Val2_6_reg_1152_pp0_iter1_reg <= p_Val2_6_reg_1152;
        p_Val2_9_reg_1101 <= {{x_V_in_sig[23:16]}};
        p_Val2_9_reg_1101_pp0_iter1_reg <= p_Val2_9_reg_1101;
        p_Val2_s_reg_1110 <= {{x_V_in_sig[127:120]}};
        p_Val2_s_reg_1110_pp0_iter1_reg <= p_Val2_s_reg_1110;
        tmp_s_reg_1163 <= {{x_V_in_sig[30:24]}};
        tmp_s_reg_1163_pp0_iter1_reg <= tmp_s_reg_1163;
        trunc_ln708_8_reg_1168 <= {{grp_fu_1014_p3[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ret_V_4_reg_1238 <= grp_fu_1043_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp16) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp19) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp21) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp83) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp101) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp114) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp23) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp26) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp35) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp98) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp130) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_482_p2 = ($signed(sext_ln1118_5_fu_472_p1) + $signed(shl_ln1_fu_475_p3));

assign add_ln1192_12_fu_516_p2 = ($signed(9'd68) + $signed(lhs_V_fu_440_p1));

assign add_ln1192_17_fu_562_p2 = ($signed(9'd4) + $signed(rhs_V_fu_443_p1));

assign add_ln1192_8_fu_572_p2 = ($signed(sext_ln1118_fu_420_p1) + $signed(sext_ln1192_13_fu_568_p1));

assign add_ln1192_fu_767_p2 = (14'd96 + ret_V_24_fu_761_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp101 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp114 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp122 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp130 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp16 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp19 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp21 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp23 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp26 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp34 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp35 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp45 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp51 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp53 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp69 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp80 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp83 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp88 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp98 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call141 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call86 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call101 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call104 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call12 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call125 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call141 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call157 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call16 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call165 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call175 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call26 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call37 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call49 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call54 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call59 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call65 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call69 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call79 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call83 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call86 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call141 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call141 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call141 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call141 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call141 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call141 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call141 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call125 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call141 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_input_V = ($signed(p_Val2_1_fu_320_p4) + $signed(p_Val2_s_fu_310_p4));

assign grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_input_V = x_V_in_sig[7:0];

assign grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_input_V = ($signed(p_Val2_2_fu_337_p4) - $signed(p_Val2_1_fu_320_p4));

assign grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_input_V = {{ret_V_25_fu_488_p2[9:2]}};

assign grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_input_V = {{r_V_22_fu_545_p2[9:2]}};

assign grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_input_V = {{add_ln1192_8_fu_572_p2[9:2]}};

assign grp_fu_1014_p0 = 10'd19;

assign grp_fu_1014_p2 = {{p_Val2_6_reg_1152}, {2'd0}};

assign grp_fu_1023_p0 = 10'd2;

assign grp_fu_1023_p2 = {{p_Val2_9_reg_1101_pp0_iter1_reg}, {2'd0}};

assign grp_fu_1032_p3 = {{p_Val2_6_reg_1152_pp0_iter1_reg}, {4'd0}};

assign grp_fu_1077_p2 = 24'd16515072;

assign grp_fu_1085_p2 = 22'd4128768;

assign grp_fu_1093_p2 = 20'd1032192;

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_input_V = ($signed(8'd254) + $signed(p_Val2_9_fu_300_p4));

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_input_V = $signed(trunc_ln708_2_fu_366_p4);

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_input_V = (8'd1 + sub_ln703_fu_423_p2);

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_input_V = ($signed(8'd255) + $signed(p_Val2_6_reg_1152_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_input_V = {{ret_V_18_fu_617_p2[9:2]}};

assign lhs_V_3_fu_749_p3 = {{r_V_16_fu_686_p2}, {2'd0}};

assign lhs_V_fu_440_p1 = $signed(p_Val2_2_reg_1122_pp0_iter1_reg);

assign mul_ln1192_1_fu_813_p0 = p_7_reg_1264;

assign mul_ln1192_1_fu_813_p2 = ($signed(mul_ln1192_1_fu_813_p0) * $signed(mul_ln1192_reg_1259));

assign mul_ln1192_2_fu_866_p0 = p_8_reg_1269_pp0_iter7_reg;

assign mul_ln1192_2_fu_866_p2 = ($signed(mul_ln1192_2_fu_866_p0) * $signed(mul_ln1192_1_reg_1304));

assign mul_ln1192_5_fu_1065_p1 = mul_ln1192_4_reg_1274;

assign p_Val2_1_fu_320_p4 = {{x_V_in_sig[39:32]}};

assign p_Val2_2_fu_337_p4 = {{x_V_in_sig[119:112]}};

assign p_Val2_9_fu_300_p4 = {{x_V_in_sig[23:16]}};

assign p_Val2_s_fu_310_p4 = {{x_V_in_sig[127:120]}};

assign r_V_10_fu_794_p0 = sext_ln1118_7_fu_790_p1;

assign r_V_10_fu_794_p1 = sext_ln1118_7_fu_790_p1;

assign r_V_10_fu_794_p2 = ($signed(r_V_10_fu_794_p0) * $signed(r_V_10_fu_794_p1));

assign r_V_11_fu_804_p0 = sext_ln1116_4_fu_800_p1;

assign r_V_11_fu_804_p1 = sext_ln1116_4_fu_800_p1;

assign r_V_11_fu_804_p2 = ($signed(r_V_11_fu_804_p0) * $signed(r_V_11_fu_804_p1));

assign r_V_12_fu_840_p0 = r_V_11_reg_1289;

assign r_V_12_fu_840_p1 = r_V_10_reg_1284;

assign r_V_12_fu_840_p2 = ($signed(r_V_12_fu_840_p0) * $signed(r_V_12_fu_840_p1));

assign r_V_14_fu_849_p0 = sext_ln1116_5_fu_846_p1;

assign r_V_14_fu_849_p1 = sext_ln1116_5_fu_846_p1;

assign r_V_14_fu_849_p2 = ($signed(r_V_14_fu_849_p0) * $signed(r_V_14_fu_849_p1));

assign r_V_15_fu_896_p0 = sext_ln1116_6_fu_893_p1;

assign r_V_15_fu_896_p1 = sext_ln1116_6_fu_893_p1;

assign r_V_15_fu_896_p2 = ($signed(r_V_15_fu_896_p0) * $signed(r_V_15_fu_896_p1));

assign r_V_16_fu_686_p2 = ($signed(10'd0) - $signed(sext_ln1118_1_reg_1228));

assign r_V_17_fu_600_p3 = {{p_Val2_9_reg_1101_pp0_iter4_reg}, {1'd0}};

assign r_V_18_fu_958_p0 = sext_ln1116_fu_955_p1;

assign r_V_18_fu_958_p1 = sext_ln1116_fu_955_p1;

assign r_V_18_fu_958_p2 = ($signed(r_V_18_fu_958_p0) * $signed(r_V_18_fu_958_p1));

assign r_V_19_fu_637_p2 = ($signed(9'd0) - $signed(r_V_fu_634_p1));

assign r_V_20_fu_694_p2 = ($signed(5'd0) - $signed(sext_ln1253_fu_691_p1));

assign r_V_21_fu_703_p0 = sext_ln1116_1_fu_700_p1;

assign r_V_21_fu_703_p1 = sext_ln1116_1_fu_700_p1;

assign r_V_21_fu_703_p2 = ($signed(r_V_21_fu_703_p0) * $signed(r_V_21_fu_703_p1));

assign r_V_22_fu_545_p1 = sext_ln1118_5_fu_472_p1;

assign r_V_22_fu_545_p2 = ($signed({{1'b0}, {10'd11}}) * $signed(r_V_22_fu_545_p1));

assign r_V_7_fu_731_p0 = sext_ln1118_3_fu_728_p1;

assign r_V_7_fu_731_p1 = sext_ln1118_3_fu_728_p1;

assign r_V_7_fu_731_p2 = ($signed(r_V_7_fu_731_p0) * $signed(r_V_7_fu_731_p1));

assign r_V_8_fu_824_p0 = sext_ln1116_2_fu_821_p1;

assign r_V_8_fu_824_p1 = sext_ln1116_2_fu_821_p1;

assign r_V_8_fu_824_p2 = ($signed(r_V_8_fu_824_p0) * $signed(r_V_8_fu_824_p1));

assign r_V_9_fu_874_p0 = sext_ln1116_3_fu_871_p1;

assign r_V_9_fu_874_p1 = sext_ln1116_3_fu_871_p1;

assign r_V_9_fu_874_p2 = ($signed(r_V_9_fu_874_p0) * $signed(r_V_9_fu_874_p1));

assign r_V_fu_634_p1 = p_Val2_s_reg_1110_pp0_iter4_reg;

assign ret_V_10_fu_680_p2 = ($signed(5'd1) + $signed(sext_ln1192_6_fu_676_p1));

assign ret_V_15_fu_784_p2 = ($signed(5'd1) + $signed(sext_ln1192_17_fu_781_p1));

assign ret_V_18_fu_617_p2 = (10'd12 + sub_ln1192_fu_611_p2);

assign ret_V_19_fu_976_p2 = ($signed(sext_ln700_4_fu_951_p1) + $signed(sext_ln728_fu_972_p1));

assign ret_V_20_fu_646_p2 = ($signed(r_V_19_fu_637_p2) - $signed(sext_ln703_fu_643_p1));

assign ret_V_22_fu_446_p2 = ($signed(lhs_V_fu_440_p1) - $signed(rhs_V_fu_443_p1));

assign ret_V_24_fu_761_p2 = ($signed(sext_ln728_3_fu_757_p1) - $signed(sext_ln1118_4_fu_745_p1));

assign ret_V_25_fu_488_p2 = (10'd12 + add_ln1192_10_fu_482_p2);

assign ret_V_fu_652_p2 = (9'd12 + ret_V_20_fu_646_p2);

assign rhs_V_fu_443_p1 = p_Val2_6_reg_1152_pp0_iter1_reg;

assign sext_ln1116_1_fu_700_p1 = p_Val2_3_reg_1243;

assign sext_ln1116_2_fu_821_p1 = $signed(p_2_reg_1279);

assign sext_ln1116_3_fu_871_p1 = $signed(p_4_reg_1319);

assign sext_ln1116_4_fu_800_p1 = $signed(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_return);

assign sext_ln1116_5_fu_846_p1 = $signed(p_6_reg_1294);

assign sext_ln1116_6_fu_893_p1 = $signed(p_10_reg_1299_pp0_iter7_reg);

assign sext_ln1116_fu_955_p1 = $signed(p_1_reg_1254_pp0_iter8_reg);

assign sext_ln1118_1_fu_596_p1 = $signed(shl_ln_fu_589_p3);

assign sext_ln1118_3_fu_728_p1 = $signed(ret_V_10_reg_1249);

assign sext_ln1118_4_fu_745_p1 = $signed(tmp_8_fu_737_p3);

assign sext_ln1118_5_fu_472_p1 = p_Val2_6_reg_1152_pp0_iter1_reg;

assign sext_ln1118_7_fu_790_p1 = $signed(ret_V_15_fu_784_p2);

assign sext_ln1118_fu_420_p1 = p_Val2_s_reg_1110_pp0_iter1_reg;

assign sext_ln1192_13_fu_568_p1 = $signed(add_ln1192_17_fu_562_p2);

assign sext_ln1192_17_fu_781_p1 = p_Val2_3_reg_1243;

assign sext_ln1192_6_fu_676_p1 = $signed(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_return);

assign sext_ln1192_fu_607_p1 = $signed(r_V_17_fu_600_p3);

assign sext_ln1253_fu_691_p1 = $signed(p_Val2_5_reg_1223_pp0_iter5_reg);

assign sext_ln700_3_fu_941_p1 = $signed(tmp_4_fu_933_p3);

assign sext_ln700_4_fu_951_p1 = $signed(sub_ln700_1_fu_945_p2);

assign sext_ln700_fu_923_p1 = $signed(tmp_3_fu_915_p3);

assign sext_ln703_fu_643_p1 = $signed(p_Val2_s_26_reg_1208);

assign sext_ln728_3_fu_757_p1 = $signed(lhs_V_3_fu_749_p3);

assign sext_ln728_fu_972_p1 = $signed(tmp_5_fu_964_p3);

assign shl_ln1118_5_fu_505_p3 = {{p_Val2_2_reg_1122_pp0_iter1_reg}, {3'd0}};

assign shl_ln1_fu_475_p3 = {{tmp_s_reg_1163_pp0_iter1_reg}, {3'd0}};

assign shl_ln_fu_589_p3 = {{p_Val2_s_reg_1110_pp0_iter4_reg}, {1'd0}};

assign sub_ln1192_fu_611_p2 = ($signed(sext_ln1192_fu_607_p1) - $signed(sext_ln1118_1_fu_596_p1));

assign sub_ln700_1_fu_945_p2 = ($signed(sub_ln700_fu_927_p2) - $signed(sext_ln700_3_fu_941_p1));

assign sub_ln700_fu_927_p2 = ($signed(9'd0) - $signed(sext_ln700_fu_923_p1));

assign sub_ln703_fu_423_p2 = (p_Val2_2_reg_1122_pp0_iter1_reg - p_Val2_9_reg_1101_pp0_iter1_reg);

assign tmp_3_fu_915_p3 = {{grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_return}, {4'd0}};

assign tmp_4_fu_933_p3 = {{grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_return}, {2'd0}};

assign tmp_5_fu_964_p3 = {{r_V_18_fu_958_p2}, {2'd0}};

assign tmp_6_fu_665_p3 = {{p_Val2_4_reg_1218}, {2'd0}};

assign tmp_7_fu_713_p3 = {{r_V_20_fu_694_p2}, {2'd0}};

assign tmp_8_fu_737_p3 = {{r_V_7_fu_731_p2}, {1'd0}};

assign tmp_fu_982_p4 = {{ret_V_19_fu_976_p2[10:4]}};

assign trunc_ln708_2_fu_366_p4 = {{x_V_in_sig[127:122]}};

assign y_0_V = $signed(tmp_fu_982_p4);

assign y_1_V = {{grp_fu_1093_p3[19:12]}};

assign y_2_V = $signed(p_Val2_7_reg_1309_pp0_iter8_reg);

assign y_3_V = trunc_ln708_7_reg_1339;

assign y_4_V = trunc_ln708_1_reg_1344;

always @ (posedge ap_clk) begin
    sext_ln1118_1_reg_1228[0] <= 1'b0;
end

endmodule //myproject
