Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jun 14 14:04:34 2023
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tmSe_leader_timing_summary_routed.rpt -pb tmSe_leader_timing_summary_routed.pb -rpx tmSe_leader_timing_summary_routed.rpx -warn_on_violation
| Design       : tmSe_leader
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    105         
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (218)
5. checking no_input_delay (9)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: EXTERN_CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DAC_DAT_VAL_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: SPI_WX_DAC/SCLK_BUF_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (218)
--------------------------------------------------
 There are 218 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.301        0.000                      0                  310        0.237        0.000                      0                  310        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.301        0.000                      0                  310        0.237        0.000                      0                  310        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_bridgeState_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.069ns (40.277%)  route 1.585ns (59.723%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  UART_RX_USB/rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  UART_RX_USB/rx_valid_reg/Q
                         net (fo=2, routed)           0.980     6.487    UART_RX_USB/o_RX_valid
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.324     6.811 r  UART_RX_USB/FSM_sequential_bridgeState[2]_i_3/O
                         net (fo=3, routed)           0.606     7.416    UART_RX_USB/FSM_sequential_bridgeState[2]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.326     7.742 r  UART_RX_USB/FSM_sequential_bridgeState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.742    UART_RX_USB_n_2
    SLICE_X39Y42         FDCE                                         r  FSM_sequential_bridgeState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.444     9.785    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  FSM_sequential_bridgeState_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.045    
                         clock uncertainty           -0.035    10.010    
    SLICE_X39Y42         FDCE (Setup_fdce_C_D)        0.034    10.044    FSM_sequential_bridgeState_reg[0]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_bridgeState_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.069ns (40.752%)  route 1.554ns (59.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  UART_RX_USB/rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  UART_RX_USB/rx_valid_reg/Q
                         net (fo=2, routed)           0.980     6.487    UART_RX_USB/o_RX_valid
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.324     6.811 r  UART_RX_USB/FSM_sequential_bridgeState[2]_i_3/O
                         net (fo=3, routed)           0.575     7.385    UART_RX_USB/FSM_sequential_bridgeState[2]_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.326     7.711 r  UART_RX_USB/FSM_sequential_bridgeState[2]_i_1/O
                         net (fo=1, routed)           0.000     7.711    UART_RX_USB_n_0
    SLICE_X39Y43         FDCE                                         r  FSM_sequential_bridgeState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.445     9.786    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  FSM_sequential_bridgeState_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X39Y43         FDCE (Setup_fdce_C_D)        0.032    10.043    FSM_sequential_bridgeState_reg[2]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_bridgeState_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.069ns (44.970%)  route 1.308ns (55.030%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  UART_RX_USB/rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  UART_RX_USB/rx_valid_reg/Q
                         net (fo=2, routed)           0.980     6.487    UART_RX_USB/o_RX_valid
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.324     6.811 r  UART_RX_USB/FSM_sequential_bridgeState[2]_i_3/O
                         net (fo=3, routed)           0.329     7.139    UART_RX_USB/FSM_sequential_bridgeState[2]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.326     7.465 r  UART_RX_USB/FSM_sequential_bridgeState[1]_i_1/O
                         net (fo=1, routed)           0.000     7.465    UART_RX_USB_n_1
    SLICE_X39Y42         FDCE                                         r  FSM_sequential_bridgeState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.444     9.785    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  FSM_sequential_bridgeState_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.045    
                         clock uncertainty           -0.035    10.010    
    SLICE_X39Y42         FDCE (Setup_fdce_C_D)        0.035    10.045    FSM_sequential_bridgeState_reg[1]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.608ns (29.888%)  route 1.426ns (70.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  UART_RX_USB/rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  UART_RX_USB/rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.958     6.500    UART_RX_USB/in6[9]
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.152     6.652 r  UART_RX_USB/DAC_DAT_REG[25]_i_1/O
                         net (fo=1, routed)           0.468     7.121    DAC_DAT_REG0_in[25]
    SLICE_X42Y42         FDCE                                         r  DAC_DAT_REG_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  DAC_DAT_REG_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X42Y42         FDCE (Setup_fdce_C_D)       -0.242     9.770    DAC_DAT_REG_reg[25]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.580ns (26.773%)  route 1.586ns (73.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  UART_RX_USB/rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[2]/Q
                         net (fo=2, routed)           0.960     6.504    UART_RX_USB/in6[10]
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  UART_RX_USB/DAC_DAT_REG[18]_i_1/O
                         net (fo=3, routed)           0.627     7.255    DAC_DAT_REG0_in[2]
    SLICE_X40Y43         FDCE                                         r  DAC_DAT_REG_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     9.788    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  DAC_DAT_REG_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X40Y43         FDCE (Setup_fdce_C_D)       -0.090     9.923    DAC_DAT_REG_reg[18]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.580ns (27.256%)  route 1.548ns (72.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  UART_RX_USB/rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  UART_RX_USB/rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.958     6.500    UART_RX_USB/in6[9]
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.624 r  UART_RX_USB/DAC_DAT_REG[17]_i_1/O
                         net (fo=3, routed)           0.590     7.214    DAC_DAT_REG0_in[1]
    SLICE_X40Y42         FDCE                                         r  DAC_DAT_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  DAC_DAT_REG_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X40Y42         FDCE (Setup_fdce_C_D)       -0.058     9.954    DAC_DAT_REG_reg[9]
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.195%)  route 1.477ns (71.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  UART_RX_USB/rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[2]/Q
                         net (fo=2, routed)           0.960     6.504    UART_RX_USB/in6[10]
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  UART_RX_USB/DAC_DAT_REG[18]_i_1/O
                         net (fo=3, routed)           0.517     7.145    DAC_DAT_REG0_in[2]
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X41Y42         FDCE (Setup_fdce_C_D)       -0.078     9.934    DAC_DAT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.580ns (28.332%)  route 1.467ns (71.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  UART_RX_USB/rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  UART_RX_USB/rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.958     6.500    UART_RX_USB/in6[9]
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.624 r  UART_RX_USB/DAC_DAT_REG[17]_i_1/O
                         net (fo=3, routed)           0.509     7.133    DAC_DAT_REG0_in[1]
    SLICE_X40Y43         FDCE                                         r  DAC_DAT_REG_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     9.788    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  DAC_DAT_REG_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X40Y43         FDCE (Setup_fdce_C_D)       -0.090     9.923    DAC_DAT_REG_reg[17]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.580ns (28.219%)  route 1.475ns (71.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  UART_RX_USB/rx_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  UART_RX_USB/rx_byte_reg[7]/Q
                         net (fo=2, routed)           0.974     6.517    UART_RX_USB/in6[15]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  UART_RX_USB/DAC_DAT_REG[23]_i_2/O
                         net (fo=3, routed)           0.501     7.142    DAC_DAT_REG0_in[7]
    SLICE_X41Y41         FDCE                                         r  DAC_DAT_REG_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  DAC_DAT_REG_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X41Y41         FDCE (Setup_fdce_C_D)       -0.064     9.948    DAC_DAT_REG_reg[23]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 UART_RX_USB/rx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_REG_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.606ns (32.798%)  route 1.242ns (67.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567     5.088    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  UART_RX_USB/rx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX_USB/rx_byte_reg[0]/Q
                         net (fo=2, routed)           0.586     6.131    UART_RX_USB/in6[8]
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.150     6.281 r  UART_RX_USB/DAC_DAT_REG[16]_i_1/O
                         net (fo=3, routed)           0.655     6.936    DAC_DAT_REG0_in[0]
    SLICE_X40Y41         FDCE                                         r  DAC_DAT_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     9.787    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  DAC_DAT_REG_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X40Y41         FDCE (Setup_fdce_C_D)       -0.266     9.746    DAC_DAT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  2.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X38Y45         FDPE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.610 r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/Q
                         net (fo=4, routed)           0.149     1.759    SPI_WX_DAC/FSM_onehot_rxstate_reg_n_0_[0]
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  SPI_WX_DAC/FSM_onehot_rxstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    SPI_WX_DAC/FSM_onehot_rxstate[0]_i_1_n_0
    SLICE_X38Y45         FDPE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X38Y45         FDPE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y45         FDPE (Hold_fdpe_C_D)         0.121     1.567    SPI_WX_DAC/FSM_onehot_rxstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_rxstate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.084%)  route 0.151ns (41.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X38Y45         FDPE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.610 r  SPI_WX_DAC/FSM_onehot_rxstate_reg[0]/Q
                         net (fo=4, routed)           0.151     1.761    SPI_WX_DAC/FSM_onehot_rxstate_reg_n_0_[0]
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  SPI_WX_DAC/FSM_onehot_rxstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    SPI_WX_DAC/FSM_onehot_rxstate[2]_i_1_n_0
    SLICE_X38Y45         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  SPI_WX_DAC/FSM_onehot_rxstate_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.120     1.566    SPI_WX_DAC/FSM_onehot_rxstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FSM_sequential_bridgeState_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DAC_STATE_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.402ns  (logic 0.192ns (47.800%)  route 0.210ns (52.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  FSM_sequential_bridgeState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.146     6.591 f  FSM_sequential_bridgeState_reg[0]/Q
                         net (fo=45, routed)          0.210     6.801    bridgeState__0[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I0_O)        0.046     6.847 r  UART_DAC_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     6.847    UART_DAC_STATE[1]_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  UART_DAC_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  UART_DAC_STATE_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.458    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.135     6.593    UART_DAC_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.847    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.561     1.444    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SPI_WX_DAC/CLK_COUNT_reg[0]/Q
                         net (fo=3, routed)           0.110     1.695    SPI_WX_DAC/CLK_COUNT[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.853 r  SPI_WX_DAC/CLK_COUNT0_carry/O[0]
                         net (fo=1, routed)           0.000     1.853    SPI_WX_DAC/CLK_COUNT0_carry_n_7
    SLICE_X34Y41         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.830     1.957    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[1]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.594    SPI_WX_DAC/CLK_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/REG_VAL_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=7, routed)           0.173     1.783    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  SPI_WX_DAC/REG_VAL_i_1/O
                         net (fo=1, routed)           0.000     1.828    SPI_WX_DAC/REG_VAL_i_1_n_0
    SLICE_X38Y45         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.121     1.567    SPI_WX_DAC/REG_VAL_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/SCLK_BUF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/SCLK_BUF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SPI_WX_DAC/SCLK_BUF_reg/Q
                         net (fo=2, routed)           0.168     1.754    SPI_WX_DAC/SPI_SCLK_OBUF
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  SPI_WX_DAC/SCLK_BUF_i_1/O
                         net (fo=1, routed)           0.000     1.799    SPI_WX_DAC/SCLK_BUF_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     1.958    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    SPI_WX_DAC/SCLK_BUF_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM_sequential_bridgeState_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_DAT_VAL_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.191ns (47.669%)  route 0.210ns (52.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  FSM_sequential_bridgeState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  FSM_sequential_bridgeState_reg[0]/Q
                         net (fo=45, routed)          0.210     6.801    bridgeState__0[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I1_O)        0.045     6.846 r  DAC_DAT_VAL_i_1/O
                         net (fo=1, routed)           0.000     6.846    DAC_DAT_VAL_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  DAC_DAT_VAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  DAC_DAT_VAL_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.458    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.124     6.582    DAC_DAT_VAL_reg
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SPI_WX_DAC/CLK_COUNT_reg[23]/Q
                         net (fo=2, routed)           0.125     1.735    SPI_WX_DAC/CLK_COUNT[23]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  SPI_WX_DAC/CLK_COUNT0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.845    SPI_WX_DAC/CLK_COUNT0_carry__4_n_5
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     1.958    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    SPI_WX_DAC/CLK_COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SPI_WX_DAC/CLK_COUNT_reg[31]/Q
                         net (fo=2, routed)           0.127     1.737    SPI_WX_DAC/CLK_COUNT[31]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  SPI_WX_DAC/CLK_COUNT0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.847    SPI_WX_DAC/CLK_COUNT0_carry__6_n_5
    SLICE_X34Y48         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    SPI_WX_DAC/CLK_COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SPI_WX_DAC/CLK_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/CLK_COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.561     1.444    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  SPI_WX_DAC/CLK_COUNT_reg[3]/Q
                         net (fo=2, routed)           0.127     1.735    SPI_WX_DAC/CLK_COUNT[3]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  SPI_WX_DAC/CLK_COUNT0_carry/O[2]
                         net (fo=1, routed)           0.000     1.845    SPI_WX_DAC/CLK_COUNT0_carry_n_5
    SLICE_X34Y41         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.830     1.957    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  SPI_WX_DAC/CLK_COUNT_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    SPI_WX_DAC/CLK_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INTERN_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  INTERN_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   DAC_DAT_REG_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   DAC_DAT_REG_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   DAC_DAT_REG_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   DAC_DAT_REG_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   DAC_DAT_REG_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   DAC_DAT_REG_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   DAC_DAT_REG_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43   DAC_DAT_REG_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43   DAC_DAT_REG_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   DAC_DAT_REG_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   DAC_DAT_REG_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   DAC_DAT_REG_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   DAC_DAT_REG_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   DAC_DAT_REG_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXTERN_CLK
                            (input port)
  Destination:            LA_ROW_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.470ns  (logic 5.065ns (48.375%)  route 5.405ns (51.625%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  EXTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    EXTERN_CLK
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  EXTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.936    LA_COL_CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.032 r  LA_COL_CLK_OBUF_BUFG_inst/O
                         net (fo=38, routed)          2.924     6.956    LA_COL_CLK_OBUF_BUFG
    P18                  OBUF (Prop_obuf_I_O)         3.514    10.470 r  LA_ROW_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.470    LA_ROW_CLK
    P18                                                               r  LA_ROW_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXTERN_CLK
                            (input port)
  Destination:            LA_COL_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.460ns  (logic 5.051ns (48.294%)  route 5.408ns (51.706%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  EXTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    EXTERN_CLK
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  EXTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.936    LA_COL_CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.032 r  LA_COL_CLK_OBUF_BUFG_inst/O
                         net (fo=38, routed)          2.927     6.959    LA_COL_CLK_OBUF_BUFG
    R18                  OBUF (Prop_obuf_I_O)         3.500    10.460 r  LA_COL_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.460    LA_COL_CLK
    R18                                                               r  LA_COL_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/SYNC_BUF_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI_SYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.969ns  (logic 4.099ns (51.437%)  route 3.870ns (48.563%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE                         0.000     0.000 r  SPI_WX_DAC/SYNC_BUF_reg/C
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  SPI_WX_DAC/SYNC_BUF_reg/Q
                         net (fo=1, routed)           3.870     4.289    SPI_SYNC_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.680     7.969 r  SPI_SYNC_OBUF_inst/O
                         net (fo=0)                   0.000     7.969    SPI_SYNC
    J1                                                                r  SPI_SYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 3.962ns (50.013%)  route 3.960ns (49.987%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE                         0.000     0.000 r  SA_COL_OUT_reg[0]/C
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  SA_COL_OUT_reg[0]/Q
                         net (fo=1, routed)           3.960     4.419    SA_COL_OUT_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         3.503     7.922 r  SA_COL_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.922    SA_COL_OUT[0]
    A15                                                               r  SA_COL_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/DATA_OUT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 3.972ns (50.624%)  route 3.874ns (49.376%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  SPI_WX_DAC/DATA_OUT_reg/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SPI_WX_DAC/DATA_OUT_reg/Q
                         net (fo=1, routed)           3.874     4.330    SPI_OUT_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     7.846 r  SPI_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.846    SPI_OUT
    L2                                                                r  SPI_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_ROW_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.768ns  (logic 3.979ns (51.219%)  route 3.790ns (48.781%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE                         0.000     0.000 r  SA_ROW_OUT_reg[0]/C
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  SA_ROW_OUT_reg[0]/Q
                         net (fo=1, routed)           3.790     4.249    SA_ROW_OUT_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520     7.768 r  SA_ROW_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.768    SA_ROW_OUT[0]
    A14                                                               r  SA_ROW_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.708ns  (logic 3.967ns (51.468%)  route 3.741ns (48.532%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE                         0.000     0.000 r  SA_COL_OUT_reg[1]/C
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  SA_COL_OUT_reg[1]/Q
                         net (fo=1, routed)           3.741     4.200    SA_COL_OUT_OBUF[1]
    A17                  OBUF (Prop_obuf_I_O)         3.508     7.708 r  SA_COL_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.708    SA_COL_OUT[1]
    A17                                                               r  SA_COL_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LA_ROW_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 4.990ns (65.034%)  route 2.683ns (34.966%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  RESET_IBUF_inst/O
                         net (fo=158, routed)         2.683     4.136    LA_COL_RESET_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537     7.672 r  LA_ROW_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     7.672    LA_ROW_RESET
    K17                                                               r  LA_ROW_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_ROW_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 3.984ns (52.533%)  route 3.600ns (47.467%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE                         0.000     0.000 r  SA_ROW_OUT_reg[2]/C
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  SA_ROW_OUT_reg[2]/Q
                         net (fo=1, routed)           3.600     4.059    SA_ROW_OUT_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525     7.583 r  SA_ROW_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.583    SA_ROW_OUT[2]
    B15                                                               r  SA_ROW_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_ROW_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 3.971ns (52.471%)  route 3.597ns (47.529%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE                         0.000     0.000 r  SA_ROW_OUT_reg[1]/C
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  SA_ROW_OUT_reg[1]/Q
                         net (fo=1, routed)           3.597     4.056    SA_ROW_OUT_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512     7.568 r  SA_ROW_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.568    SA_ROW_OUT[1]
    A16                                                               r  SA_ROW_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SA_COL_BUF_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.146ns (56.245%)  route 0.114ns (43.755%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE                         0.000     0.000 r  SA_COL_BUF_reg[2]/C
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  SA_COL_BUF_reg[2]/Q
                         net (fo=1, routed)           0.114     0.260    SA_COL_BUF[2]
    SLICE_X32Y87         FDRE                                         r  SA_COL_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_COL_BUF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_COL_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.146ns (45.646%)  route 0.174ns (54.354%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE                         0.000     0.000 r  SA_COL_BUF_reg[0]/C
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  SA_COL_BUF_reg[0]/Q
                         net (fo=1, routed)           0.174     0.320    SA_COL_BUF[0]
    SLICE_X32Y88         FDRE                                         r  SA_COL_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SA_ROW_BUF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SA_ROW_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.146ns (45.646%)  route 0.174ns (54.354%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE                         0.000     0.000 r  SA_ROW_BUF_reg[0]/C
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  SA_ROW_BUF_reg[0]/Q
                         net (fo=1, routed)           0.174     0.320    SA_ROW_BUF[0]
    SLICE_X32Y93         FDRE                                         r  SA_ROW_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/ROW_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_SEQ/ROW_ADDR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.191ns (59.278%)  route 0.131ns (40.722%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  CLK_SEQ/ROW_ADDR_reg[0]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CLK_SEQ/ROW_ADDR_reg[0]/Q
                         net (fo=8, routed)           0.131     0.277    CLK_SEQ/ROW_ADDR[0]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.045     0.322 r  CLK_SEQ/ROW_ADDR[3]_i_1/O
                         net (fo=1, routed)           0.000     0.322    CLK_SEQ/ROW_ADDR[3]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  CLK_SEQ/ROW_ADDR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/ROW_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_SEQ/ROW_ADDR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.191ns (59.095%)  route 0.132ns (40.905%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  CLK_SEQ/ROW_ADDR_reg[0]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CLK_SEQ/ROW_ADDR_reg[0]/Q
                         net (fo=8, routed)           0.132     0.278    CLK_SEQ/ROW_ADDR[0]
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  CLK_SEQ/ROW_ADDR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.323    CLK_SEQ/ROW_ADDR[5]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  CLK_SEQ/ROW_ADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/ROW_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_SEQ/ROW_ADDR_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.194ns (59.654%)  route 0.131ns (40.346%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  CLK_SEQ/ROW_ADDR_reg[0]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CLK_SEQ/ROW_ADDR_reg[0]/Q
                         net (fo=8, routed)           0.131     0.277    CLK_SEQ/ROW_ADDR[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.048     0.325 r  CLK_SEQ/ROW_ADDR[4]_i_1/O
                         net (fo=1, routed)           0.000     0.325    CLK_SEQ/ROW_ADDR[4]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  CLK_SEQ/ROW_ADDR_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/FSM_onehot_driveState_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_SEQ/ROW_DAT_IN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.191ns (56.899%)  route 0.145ns (43.101%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE                         0.000     0.000 r  CLK_SEQ/FSM_onehot_driveState_reg[1]/C
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CLK_SEQ/FSM_onehot_driveState_reg[1]/Q
                         net (fo=12, routed)          0.145     0.291    CLK_SEQ/LA_COL_SHIFT_BUF
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.045     0.336 r  CLK_SEQ/ROW_DAT_IN_i_2/O
                         net (fo=1, routed)           0.000     0.336    CLK_SEQ/ROW_DAT_IN_i_2_n_0
    SLICE_X2Y30          FDRE                                         r  CLK_SEQ/ROW_DAT_IN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/COL_ADDR_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CLK_SEQ/COL_ADDR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.249ns (71.072%)  route 0.101ns (28.928%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE                         0.000     0.000 r  CLK_SEQ/COL_ADDR_reg[6]/C
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.151     0.151 r  CLK_SEQ/COL_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.101     0.252    CLK_SEQ/COL_ADDR[6]
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.098     0.350 r  CLK_SEQ/COL_ADDR[7]_i_3/O
                         net (fo=1, routed)           0.000     0.350    CLK_SEQ/COL_ADDR[7]_i_3_n_0
    SLICE_X2Y33          FDSE                                         r  CLK_SEQ/COL_ADDR_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/FSM_onehot_driveState_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLK_SEQ/FSM_onehot_driveState_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.146ns (40.410%)  route 0.215ns (59.590%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE                         0.000     0.000 r  CLK_SEQ/FSM_onehot_driveState_reg[3]/C
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CLK_SEQ/FSM_onehot_driveState_reg[3]/Q
                         net (fo=10, routed)          0.215     0.361    CLK_SEQ/FSM_onehot_driveState_reg_n_0_[3]
    SLICE_X3Y31          FDCE                                         r  CLK_SEQ/FSM_onehot_driveState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_SEQ/FSM_onehot_driveState_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            CLK_SEQ/FSM_onehot_driveState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.133ns (36.590%)  route 0.230ns (63.410%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE                         0.000     0.000 r  CLK_SEQ/FSM_onehot_driveState_reg[0]/C
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.133     0.133 r  CLK_SEQ/FSM_onehot_driveState_reg[0]/Q
                         net (fo=3, routed)           0.230     0.363    CLK_SEQ/FSM_onehot_driveState_reg_n_0_[0]
    SLICE_X3Y30          FDCE                                         r  CLK_SEQ/FSM_onehot_driveState_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 3.964ns (50.618%)  route 3.867ns (49.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.564    10.085    INTERN_CLK_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  led_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  led_reg[0]/Q
                         net (fo=1, routed)           3.867    14.411    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    17.916 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.916    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.118ns (52.713%)  route 3.695ns (47.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566    10.087    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  led_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.422    10.509 r  led_reg[15]/Q
                         net (fo=1, routed)           3.695    14.204    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.696    17.900 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.900    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 3.965ns (50.722%)  route 3.852ns (49.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.561    10.082    INTERN_CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  led_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.459    10.541 r  led_reg[6]/Q
                         net (fo=1, routed)           3.852    14.394    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    17.900 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.900    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.815ns  (logic 4.098ns (52.434%)  route 3.717ns (47.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.561    10.082    INTERN_CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  led_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.422    10.504 r  led_reg[7]/Q
                         net (fo=1, routed)           3.717    14.221    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.676    17.897 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.897    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.028ns (52.511%)  route 3.643ns (47.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.564    10.085    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  led_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.524    10.609 r  led_reg[8]/Q
                         net (fo=1, routed)           3.643    14.252    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    17.756 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.756    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 4.104ns (54.538%)  route 3.421ns (45.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567    10.088    INTERN_CLK_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  led_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.422    10.510 r  led_reg[13]/Q
                         net (fo=1, routed)           3.421    13.932    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.682    17.614 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.614    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 4.108ns (55.627%)  route 3.277ns (44.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.564    10.085    INTERN_CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  led_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.422    10.507 r  led_reg[5]/Q
                         net (fo=1, routed)           3.277    13.784    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.686    17.471 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.471    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.106ns (55.698%)  route 3.266ns (44.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.564    10.085    INTERN_CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  led_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.422    10.507 r  led_reg[3]/Q
                         net (fo=1, routed)           3.266    13.773    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684    17.457 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.457    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.275ns  (logic 3.977ns (54.665%)  route 3.298ns (45.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.567    10.088    INTERN_CLK_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  led_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.459    10.547 r  led_reg[12]/Q
                         net (fo=1, routed)           3.298    13.846    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.364 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.364    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 3.968ns (54.835%)  route 3.268ns (45.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.564    10.085    INTERN_CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  led_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  led_reg[4]/Q
                         net (fo=1, routed)           3.268    13.812    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    17.321 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.321    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_WX_DAC/DAT_REG_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/DATA_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.358ns (68.853%)  route 0.162ns (31.147%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  SPI_WX_DAC/DAT_REG_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SPI_WX_DAC/DAT_REG_reg[29]/Q
                         net (fo=1, routed)           0.056     1.643    SPI_WX_DAC/DAT_REG[29]
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.688 r  SPI_WX_DAC/DATA_OUT_i_10/O
                         net (fo=1, routed)           0.000     1.688    SPI_WX_DAC/DATA_OUT_i_10_n_0
    SLICE_X42Y44         MUXF7 (Prop_muxf7_I1_O)      0.064     1.752 r  SPI_WX_DAC/DATA_OUT_reg_i_4/O
                         net (fo=1, routed)           0.106     1.858    SPI_WX_DAC/DATA_OUT_reg_i_4_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.108     1.966 r  SPI_WX_DAC/DATA_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.966    SPI_WX_DAC/DATA_OUT_i_1_n_0
    SLICE_X40Y44         FDCE                                         r  SPI_WX_DAC/DATA_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_txstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.209ns (38.390%)  route 0.335ns (61.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=7, routed)           0.335     1.946    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.991 r  SPI_WX_DAC/FSM_onehot_txstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.991    SPI_WX_DAC/FSM_onehot_txstate[2]_i_1_n_0
    SLICE_X40Y48         FDCE                                         r  SPI_WX_DAC/FSM_onehot_txstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_txstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.209ns (34.628%)  route 0.395ns (65.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=7, routed)           0.395     2.005    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.050 r  SPI_WX_DAC/FSM_onehot_txstate[1]_i_1/O
                         net (fo=1, routed)           0.000     2.050    SPI_WX_DAC/FSM_onehot_txstate[1]_i_1_n_0
    SLICE_X40Y48         FDCE                                         r  SPI_WX_DAC/FSM_onehot_txstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/REG_VAL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_WX_DAC/FSM_onehot_txstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.209ns (34.051%)  route 0.405ns (65.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  SPI_WX_DAC/REG_VAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  SPI_WX_DAC/REG_VAL_reg/Q
                         net (fo=7, routed)           0.405     2.015    SPI_WX_DAC/REG_VAL_reg_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.045     2.060 r  SPI_WX_DAC/FSM_onehot_txstate[0]_i_1/O
                         net (fo=1, routed)           0.000     2.060    SPI_WX_DAC/FSM_onehot_txstate[0]_i_1_n_0
    SLICE_X40Y48         FDPE                                         r  SPI_WX_DAC/FSM_onehot_txstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_WX_DAC/SCLK_BUF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.373ns (57.359%)  route 1.020ns (42.641%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    SPI_WX_DAC/INTERN_CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SPI_WX_DAC/SCLK_BUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SPI_WX_DAC/SCLK_BUF_reg/Q
                         net (fo=2, routed)           0.272     1.858    SPI_SCLK_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.884 r  SPI_SCLK_OBUF_BUFG_inst/O
                         net (fo=38, routed)          0.748     2.633    SPI_SCLK_OBUF_BUFG
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.838 r  SPI_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.838    SPI_SCLK
    H1                                                                r  SPI_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.146ns (55.890%)  route 0.115ns (44.110%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  DAC_DAT_REG_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  DAC_DAT_REG_reg[9]/Q
                         net (fo=2, routed)           0.115     6.706    DAC_DAT_REG_reg_n_0_[9]
    SLICE_X42Y41         FDRE                                         r  LED_BUF_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.146ns (52.823%)  route 0.130ns (47.177%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  DAC_DAT_REG_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  DAC_DAT_REG_reg[4]/Q
                         net (fo=2, routed)           0.130     6.722    DAC_DAT_REG_reg_n_0_[4]
    SLICE_X37Y42         FDRE                                         r  LED_BUF_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.612%)  route 0.132ns (47.388%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  DAC_DAT_REG_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  DAC_DAT_REG_reg[5]/Q
                         net (fo=2, routed)           0.132     6.723    DAC_DAT_REG_reg_n_0_[5]
    SLICE_X38Y41         FDRE                                         r  LED_BUF_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.167ns (58.178%)  route 0.120ns (41.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     6.445    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  DAC_DAT_REG_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.167     6.612 r  DAC_DAT_REG_reg[24]/Q
                         net (fo=2, routed)           0.120     6.732    DAC_DAT_REG_reg_n_0_[24]
    SLICE_X42Y41         FDRE                                         r  LED_BUF_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DAT_REG_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BUF_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.167ns (57.811%)  route 0.122ns (42.189%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     6.446    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y45         FDCE                                         r  DAC_DAT_REG_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.167     6.613 r  DAC_DAT_REG_reg[30]/Q
                         net (fo=2, routed)           0.122     6.735    DAC_DAT_REG_reg_n_0_[30]
    SLICE_X43Y45         FDRE                                         r  LED_BUF_reg[30]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.224ns  (logic 1.580ns (21.873%)  route 5.644ns (78.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.854     6.310    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.790     7.224    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X45Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[5]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.224ns  (logic 1.580ns (21.873%)  route 5.644ns (78.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.854     6.310    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.790     7.224    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X45Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[6]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.224ns  (logic 1.580ns (21.873%)  route 5.644ns (78.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.854     6.310    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.790     7.224    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X45Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[7]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.161ns  (logic 1.704ns (23.797%)  route 5.457ns (76.203%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.818     6.274    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.398 r  UART_RX_USB/clk_count[0]_i_8/O
                         net (fo=1, routed)           0.639     7.037    UART_RX_USB/clk_count[0]_i_8_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  UART_RX_USB/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     7.161    UART_RX_USB/p_1_in[0]
    SLICE_X47Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.127ns  (logic 1.580ns (22.173%)  route 5.547ns (77.827%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.854     6.310    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.693     7.127    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[0]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.127ns  (logic 1.580ns (22.173%)  route 5.547ns (77.827%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.854     6.310    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.693     7.127    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447     4.788    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  UART_RX_USB/clk_count_reg[8]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.580ns (22.332%)  route 5.496ns (77.668%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.854     6.310    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.642     7.076    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  UART_RX_USB/clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     4.787    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  UART_RX_USB/clk_count_reg[1]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.580ns (22.332%)  route 5.496ns (77.668%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.854     6.310    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.642     7.076    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  UART_RX_USB/clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     4.787    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  UART_RX_USB/clk_count_reg[2]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.580ns (22.332%)  route 5.496ns (77.668%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.854     6.310    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.642     7.076    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  UART_RX_USB/clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     4.787    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  UART_RX_USB/clk_count_reg[3]/C

Slack:                    inf
  Source:                 USB_SERIAL
                            (input port)
  Destination:            UART_RX_USB/clk_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.580ns (22.332%)  route 5.496ns (77.668%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  USB_SERIAL (IN)
                         net (fo=0)                   0.000     0.000    USB_SERIAL
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  USB_SERIAL_IBUF_inst/O
                         net (fo=12, routed)          4.854     6.310    UART_RX_USB/USB_SERIAL_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  UART_RX_USB/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.642     7.076    UART_RX_USB/clk_count[0]_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  UART_RX_USB/clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  INTERN_CLK (IN)
                         net (fo=0)                   0.000     0.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446     4.787    UART_RX_USB/INTERN_CLK_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  UART_RX_USB/clk_count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_BUF_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  LED_BUF_reg[14]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[14]/Q
                         net (fo=1, routed)           0.086     0.227    LED_BUF[14]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  led[14]_i_1/O
                         net (fo=1, routed)           0.000     0.272    led[14]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     6.960    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  led_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  LED_BUF_reg[15]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[15]/Q
                         net (fo=1, routed)           0.137     0.278    LED_BUF[15]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.046     0.324 r  led[15]_i_1/O
                         net (fo=1, routed)           0.000     0.324    led[15]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     6.960    INTERN_CLK_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  led_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.123%)  route 0.136ns (41.877%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE                         0.000     0.000 r  LED_BUF_reg[19]/C
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[19]/Q
                         net (fo=1, routed)           0.136     0.277    LED_BUF[19]
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.048     0.325 r  led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    led[3]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  led_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  LED_BUF_reg[22]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[22]/Q
                         net (fo=1, routed)           0.155     0.296    LED_BUF[22]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.341 r  led[6]_i_1/O
                         net (fo=1, routed)           0.000     0.341    led[6]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.828     6.955    INTERN_CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  led_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.855%)  route 0.140ns (40.145%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE                         0.000     0.000 r  LED_BUF_reg[0]/C
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LED_BUF_reg[0]/Q
                         net (fo=1, routed)           0.140     0.304    LED_BUF[0]
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.349 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.349    led[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  led_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  LED_BUF_reg[10]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LED_BUF_reg[10]/Q
                         net (fo=1, routed)           0.141     0.305    LED_BUF[10]
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.350 r  led[10]_i_1/O
                         net (fo=1, routed)           0.000     0.350    led[10]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     6.959    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  led_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.962%)  route 0.194ns (51.038%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  LED_BUF_reg[8]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[8]/Q
                         net (fo=1, routed)           0.194     0.335    LED_BUF[8]
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.380 r  led[8]_i_1/O
                         net (fo=1, routed)           0.000     0.380    led[8]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     6.959    INTERN_CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  led_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.217%)  route 0.196ns (50.783%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE                         0.000     0.000 r  LED_BUF_reg[21]/C
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[21]/Q
                         net (fo=1, routed)           0.196     0.337    LED_BUF[21]
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.049     0.386 r  led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.386    led[5]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  led_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.842%)  route 0.179ns (46.158%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE                         0.000     0.000 r  LED_BUF_reg[18]/C
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LED_BUF_reg[18]/Q
                         net (fo=1, routed)           0.179     0.343    LED_BUF[18]
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.388 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.388    led[2]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.831     6.958    INTERN_CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  led_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 LED_BUF_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.063%)  route 0.202ns (51.937%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  LED_BUF_reg[23]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_BUF_reg[23]/Q
                         net (fo=1, routed)           0.202     0.343    LED_BUF[23]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.046     0.389 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     0.389    led[7]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  INTERN_CLK (IN)
                         net (fo=0)                   0.000     5.000    INTERN_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  INTERN_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    INTERN_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  INTERN_CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.828     6.955    INTERN_CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  led_reg[7]/C  (IS_INVERTED)





