static unsigned int F_1 ( enum V_1 V_2 )\r\n{\r\nstruct {\r\nunsigned int V_3 ;\r\nT_1 V_4 ;\r\n} V_5 [] = {\r\n{ 30 , 0x01 } ,\r\n{ 35 , 0x05 } ,\r\n{ 40 , 0x02 } ,\r\n{ 45 , 0x06 } ,\r\n{ 50 , 0x00 } ,\r\n{ 55 , 0x04 } ,\r\n{ 60 , 0x0b } ,\r\n{ 65 , 0x0f } ,\r\n{ 70 , 0x09 } ,\r\n{ 75 , 0x0d } ,\r\n{ 80 , 0x0a } ,\r\n{ 85 , 0x26 } ,\r\n{ 90 , 0x20 } ,\r\n{ 100 , 0x2b } ,\r\n{ 0 , 0xff }\r\n} ;\r\nstruct {\r\nunsigned int V_6 ;\r\nT_1 V_4 ;\r\n} V_7 [] = {\r\n{ 66 , 0x0 } ,\r\n{ 100 , 0x2 } ,\r\n{ 133 , 0x1 } ,\r\n{ 0 , 0xff }\r\n} ;\r\nT_2 V_8 , V_9 ;\r\nint V_10 = 0 , V_11 = 0 ;\r\nF_2 ( V_12 , V_8 , V_9 ) ;\r\nF_3 ( L_1 , V_8 , V_9 ) ;\r\nV_9 = V_8 ;\r\nV_9 &= 0x00c0000 ;\r\nV_9 >>= 18 ;\r\nwhile ( V_9 != V_7 [ V_10 ] . V_4 ) {\r\nif ( V_7 [ V_10 ] . V_4 == 0xff )\r\nreturn 0 ;\r\nV_10 ++ ;\r\n}\r\nif ( V_2 == V_13 ) {\r\nF_3 ( L_2 ) ;\r\nV_8 &= 0x03c00000 ;\r\n} else\r\nV_8 &= 0x0bc00000 ;\r\nV_8 >>= 22 ;\r\nwhile ( V_8 != V_5 [ V_11 ] . V_4 ) {\r\nif ( V_5 [ V_11 ] . V_4 == 0xff )\r\nreturn 0 ;\r\nV_11 ++ ;\r\n}\r\nF_3 ( L_3 ,\r\n( V_5 [ V_11 ] . V_3 * V_7 [ V_10 ] . V_6 * 100 ) ) ;\r\nreturn V_5 [ V_11 ] . V_3 * V_7 [ V_10 ] . V_6 * 100 ;\r\n}\r\nstatic unsigned int F_4 ( void )\r\n{\r\nT_2 V_8 , V_9 ;\r\nF_2 ( V_12 , V_8 , V_9 ) ;\r\nF_3 ( L_4 , V_8 , V_9 ) ;\r\nif ( V_8 & 0x00040000 ) {\r\nF_5 (KERN_DEBUG PFX L_5 ,\r\nmsr_lo, msr_tmp) ;\r\nreturn 0 ;\r\n}\r\nV_9 = ( V_8 >> 22 ) & 0x1f ;\r\nF_3 ( L_6 ,\r\nV_9 , ( V_9 * 100 * 1000 ) ) ;\r\nreturn V_9 * 100 * 1000 ;\r\n}\r\nstatic unsigned int F_6 ( void )\r\n{\r\nT_2 V_14 = 0 ;\r\nT_2 V_8 , V_9 ;\r\nint V_15 ;\r\nF_2 ( V_16 , V_8 , V_9 ) ;\r\nswitch ( V_8 & 0x07 ) {\r\ncase 5 :\r\nV_14 = 100000 ;\r\nbreak;\r\ncase 1 :\r\nV_14 = 133333 ;\r\nbreak;\r\ncase 3 :\r\nV_14 = 166667 ;\r\nbreak;\r\ncase 2 :\r\nV_14 = 200000 ;\r\nbreak;\r\ncase 0 :\r\nV_14 = 266667 ;\r\nbreak;\r\ncase 4 :\r\nV_14 = 333333 ;\r\nbreak;\r\ndefault:\r\nF_5 ( V_17 L_7 ) ;\r\n}\r\nF_2 ( V_12 , V_8 , V_9 ) ;\r\nF_3 ( L_8 ,\r\nV_8 , V_9 ) ;\r\nV_9 = ( V_8 >> 22 ) & 0x1f ;\r\nF_3 ( L_6 ,\r\nV_9 , ( V_9 * V_14 ) ) ;\r\nV_15 = ( V_9 * V_14 ) ;\r\nreturn V_15 ;\r\n}\r\nstatic unsigned int F_7 ( void )\r\n{\r\nstruct V_18 * V_19 = & V_20 ;\r\nT_2 V_8 , V_21 , V_22 ;\r\nunsigned int V_14 = 0 ;\r\nunsigned int V_15 ;\r\nT_1 V_23 ;\r\nif ( V_19 -> V_24 < 2 )\r\nreturn V_25 ;\r\nF_2 ( 0x2c , V_8 , V_21 ) ;\r\nF_3 ( L_9 , V_8 , V_21 ) ;\r\nV_23 = ( V_8 >> 16 ) & 0x7 ;\r\nswitch ( V_23 ) {\r\ncase 0 :\r\nV_14 = 100 * 1000 ;\r\nbreak;\r\ncase 1 :\r\nV_14 = 13333 * 10 ;\r\nbreak;\r\ncase 2 :\r\nV_14 = 200 * 1000 ;\r\nbreak;\r\n}\r\nif ( ! V_14 )\r\nF_5 (KERN_DEBUG PFX L_10\r\nL_11 ) ;\r\nV_22 = V_8 >> 24 ;\r\nF_3 ( L_12 ,\r\nV_14 , V_22 , ( V_14 * V_22 ) ) ;\r\nV_15 = ( V_14 * V_22 ) ;\r\nreturn V_15 ;\r\n}\r\nunsigned int F_8 ( enum V_1 V_2 )\r\n{\r\nswitch ( V_2 ) {\r\ncase V_26 :\r\nreturn F_6 () ;\r\ncase V_27 :\r\nreturn F_4 () ;\r\ncase V_28 :\r\ncase V_29 :\r\nreturn F_7 () ;\r\ncase V_30 :\r\ncase V_31 :\r\ncase V_13 :\r\nreturn F_1 ( V_2 ) ;\r\ndefault:\r\nreturn 0 ;\r\n} ;\r\nreturn 0 ;\r\n}\r\nunsigned int F_9 ( void )\r\n{\r\nstruct V_18 * V_19 = & F_10 ( 0 ) ;\r\nT_2 V_32 , V_8 , V_21 ;\r\nF_3 ( L_13 , V_19 -> V_33 , V_19 -> V_24 ) ;\r\nif ( ( V_19 -> V_34 != V_35 ) ||\r\n( ( V_19 -> V_33 != 6 ) && ( V_19 -> V_33 != 0xF ) ) )\r\nreturn 0 ;\r\nif ( V_19 -> V_33 == 0xF ) {\r\nif ( V_19 -> V_24 != 2 )\r\nreturn 0 ;\r\nV_32 = F_11 ( 0x00000001 ) ;\r\nV_32 &= 0x000000FF ;\r\nF_3 ( L_14 , V_32 , V_19 -> V_36 ) ;\r\nswitch ( V_19 -> V_36 ) {\r\ncase 4 :\r\nif ( ( V_32 == 0x0e ) || ( V_32 == 0x0f ) )\r\nreturn V_29 ;\r\nbreak;\r\ncase 7 :\r\nif ( V_32 == 0x0e )\r\nreturn V_29 ;\r\nbreak;\r\ncase 9 :\r\nif ( ( V_32 == 0x0e ) ||\r\n( strstr ( V_19 -> V_37 ,\r\nL_15 ) != NULL ) )\r\nreturn V_29 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nswitch ( V_19 -> V_24 ) {\r\ncase 0x0B :\r\nV_32 = F_11 ( 0x00000001 ) ;\r\nF_3 ( L_16 , V_32 ) ;\r\nV_32 &= 0x000000FF ;\r\nif ( V_32 != 0x06 )\r\nreturn 0 ;\r\nreturn V_30 ;\r\ncase 0x08 :\r\nF_2 ( V_12 , V_8 , V_21 ) ;\r\nF_3 ( L_17 ,\r\nV_8 , V_21 ) ;\r\nV_8 &= 0x00c0000 ;\r\nif ( V_8 != 0x0080000 )\r\nreturn 0 ;\r\nF_2 ( V_38 , V_8 , V_21 ) ;\r\nF_3 ( L_18 ,\r\nV_8 , V_21 ) ;\r\nif ( ( V_21 & ( 1 << 18 ) ) &&\r\n( V_39 ? 1 : ( V_21 & ( 3 << 24 ) ) ) ) {\r\nif ( V_19 -> V_36 == 0x01 ) {\r\nF_3 ( L_19 ) ;\r\nreturn V_13 ;\r\n} else\r\nreturn V_31 ;\r\n}\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nunsigned int F_12 ( enum V_1 V_2 ,\r\nunsigned int * V_40 ,\r\nunsigned int * V_41 ,\r\nunsigned int * V_42 ,\r\nvoid (* F_13) ( unsigned int V_43 ) )\r\n{\r\nunsigned int V_44 ;\r\nunsigned int V_15 = 0 ;\r\nunsigned long V_45 ;\r\nstruct V_46 V_47 , V_48 ;\r\nif ( ( ! V_2 ) || ( ! V_40 ) || ( ! V_41 ) || ( ! F_13 ) )\r\nreturn - V_49 ;\r\nF_3 ( L_20 ) ;\r\nV_44 = F_8 ( V_2 ) ;\r\nif ( ! V_44 )\r\nreturn - V_50 ;\r\nF_3 ( L_21 , V_44 ) ;\r\nF_14 ( V_45 ) ;\r\nF_13 ( V_51 ) ;\r\n* V_40 = F_8 ( V_2 ) ;\r\nif ( ! * V_40 ) {\r\nV_15 = - V_50 ;\r\ngoto V_52;\r\n}\r\nF_3 ( L_22 , * V_40 ) ;\r\nif ( V_42 )\r\nF_15 ( & V_47 ) ;\r\nF_13 ( V_53 ) ;\r\nif ( V_42 )\r\nF_15 ( & V_48 ) ;\r\n* V_41 = F_8 ( V_2 ) ;\r\nif ( ! * V_41 ) {\r\nV_15 = - V_50 ;\r\ngoto V_52;\r\n}\r\nF_3 ( L_23 , * V_41 ) ;\r\nif ( * V_40 == * V_41 ) {\r\nV_15 = - V_54 ;\r\ngoto V_52;\r\n}\r\nif ( * V_41 != V_44 )\r\nF_13 ( V_51 ) ;\r\nif ( V_42 ) {\r\n* V_42 = ( V_48 . V_55 - V_47 . V_55 ) * V_56 +\r\nV_48 . V_57 - V_47 . V_57 ;\r\nF_3 ( L_24 , * V_42 ) ;\r\n* V_42 *= 1200 ;\r\nif ( * V_42 > 10000000 ||\r\n* V_42 < 50000 ) {\r\nF_5 (KERN_WARNING PFX L_25\r\nL_26\r\nL_27\r\nL_28 ,\r\n*transition_latency, 500000 ) ;\r\n* V_42 = 500000 ;\r\n}\r\n}\r\nV_52:\r\nF_16 ( V_45 ) ;\r\nreturn V_15 ;\r\n}
