<?xml version="1.0" encoding="UTF-8"?>
<EnsembleReport name="my_sys" kind="my_sys" version="1.0" fabric="QSYS">
 <!-- Format version 23.3 104 (Future versions may contain additional information.) -->
 <!-- 2023.10.06.15:24:11 -->
 <!-- A collection of modules and connections -->
 <parameter name="AUTO_GENERATION_ID">
  <type>java.lang.Integer</type>
  <value>0</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>GENERATION_ID</sysinfo_type>
 </parameter>
 <parameter name="AUTO_UNIQUE_ID">
  <type>java.lang.String</type>
  <value></value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>UNIQUE_ID</sysinfo_type>
 </parameter>
 <parameter name="AUTO_DEVICE_FAMILY">
  <type>java.lang.String</type>
  <value>Agilex 7</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
 </parameter>
 <parameter name="AUTO_DEVICE">
  <type>java.lang.String</type>
  <value>AGMF039R47A2E2VR0</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE</sysinfo_type>
 </parameter>
 <parameter name="AUTO_DEVICE_SPEEDGRADE">
  <type>java.lang.String</type>
  <value>2</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE_SPEEDGRADE</sysinfo_type>
 </parameter>
 <parameter name="AUTO_CLK100_IN_CLOCK_RATE">
  <type>java.lang.Long</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_RATE</sysinfo_type>
  <sysinfo_arg>clk100_in</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_CLK100_IN_CLOCK_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  <sysinfo_arg>clk100_in</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_CLK100_IN_RESET_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  <sysinfo_arg>clk100_in</sysinfo_arg>
 </parameter>
 <parameter name="deviceFamily">
  <type>java.lang.String</type>
  <value>Agilex 7</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
 </parameter>
 <parameter name="generateLegacySim">
  <type>boolean</type>
  <value>false</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>true</visible>
  <valid>true</valid>
 </parameter>
 <module
   name="axi_reset"
   kind="altera_reset_bridge"
   version="19.2.0"
   entity="axi_reset"
   library="axi_reset"
   path="axi_reset"
   hpath="axi_reset"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>in_reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_reset</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_reset</name>
                        <role>reset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                            <value>in_reset</value>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>in_reset</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_reset_bridge</className>
        <version>19.2.0</version>
        <displayName>Reset Bridge Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>-1</parameterDefaultValue>
                <parameterName>AUTO_CLK_CLOCK_RATE</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>axi_reset</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>axi_reset</fileSetName>
            <fileSetFixedName>axi_reset</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>axi_reset</fileSetName>
            <fileSetFixedName>axi_reset</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>axi_reset</fileSetName>
            <fileSetFixedName>axi_reset</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>axi_reset</fileSetName>
            <fileSetFixedName>axi_reset</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>axi_reset</fileSetName>
            <fileSetFixedName>axi_reset</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/my_sys/axi_reset.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>in_reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>in_reset</name>
                    <role>reset</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>out_reset</name>
            <type>reset</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>out_reset</name>
                    <role>reset</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedDirectReset</key>
                        <value>in_reset</value>
                    </entry>
                    <entry>
                        <key>associatedResetSinks</key>
                        <value>in_reset</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE">
   <type>java.lang.Long</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>clk</sysinfo_arg>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="in_reset" kind="reset_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>NONE</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <isStart>false</isStart>
   <port>
    <name>in_reset</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset</role>
   </port>
  </interface>
  <interface name="out_reset" kind="reset_source" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedDirectReset">
    <type>java.lang.String</type>
    <value>in_reset</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedResetSinks">
    <type>[Ljava.lang.String;</type>
    <value>in_reset</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>NONE</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <isStart>true</isStart>
   <port>
    <name>out_reset</name>
    <direction>Output</direction>
    <width>1</width>
    <role>reset</role>
   </port>
  </interface>
 </module>
 <module
   name="clk100"
   kind="altera_clock_bridge"
   version="19.2.0"
   entity="clk100"
   library="clk100"
   path="clk100"
   hpath="clk100"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>in_clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_clk</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                            <value>in_clk</value>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>100000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_clock_bridge</className>
        <version>19.2.0</version>
        <displayName>Clock Bridge Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>DERIVED_CLOCK_RATE</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>in_clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>in_clk</key>
                <value>
                    <connectionPointName>in_clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>out_clk</key>
                <value>
                    <connectionPointName>out_clk</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>100000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>clk100</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>clk100</fileSetName>
            <fileSetFixedName>clk100</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>clk100</fileSetName>
            <fileSetFixedName>clk100</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>clk100</fileSetName>
            <fileSetFixedName>clk100</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>clk100</fileSetName>
            <fileSetFixedName>clk100</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>clk100</fileSetName>
            <fileSetFixedName>clk100</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/my_sys/clk100.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>in_clk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>in_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>out_clk</name>
            <type>clock</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>out_clk</name>
                    <role>clk</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedDirectClock</key>
                        <value>in_clk</value>
                    </entry>
                    <entry>
                        <key>clockRate</key>
                        <value>100000000</value>
                    </entry>
                    <entry>
                        <key>clockRateKnown</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="DERIVED_CLOCK_RATE">
   <type>java.lang.Long</type>
   <value>0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>in_clk</sysinfo_arg>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="in_clk" kind="clock_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRateKnown">
    <type>java.lang.Boolean</type>
    <value>false</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRate">
    <type>java.lang.Long</type>
    <value>0</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>false</isStart>
   <port>
    <name>in_clk</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="out_clk" kind="clock_source" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedDirectClock">
    <type>java.lang.String</type>
    <value>in_clk</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRate">
    <type>long</type>
    <value>100000000</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRateKnown">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>true</isStart>
   <port>
    <name>out_clk</name>
    <direction>Output</direction>
    <width>1</width>
    <role>clk</role>
   </port>
   <clockDomainMember>
    <isBridge>false</isBridge>
    <moduleName>iopll_0</moduleName>
    <slaveName>refclk</slaveName>
    <name>iopll_0.refclk</name>
   </clockDomainMember>
   <clockDomainMember>
    <isBridge>false</isBridge>
    <moduleName>intel_noc_clock_ctrl_0</moduleName>
    <slaveName>refclk</slaveName>
    <name>intel_noc_clock_ctrl_0.refclk</name>
   </clockDomainMember>
  </interface>
 </module>
 <module
   name="hbm_fp_0"
   kind="hbm_fp"
   version="2.0.0"
   entity="my_sys_hbm_fp_0"
   library="my_sys_hbm_fp_0"
   path="hbm_fp_0"
   hpath="hbm_fp_0"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>ch0_u0_wmc_intr</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ch0_u0_wmc_intr</name>
                        <role>conduit</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>ch0_u1_wmc_intr</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ch0_u1_wmc_intr</name>
                        <role>conduit</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>fabric_clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>fabric_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>hbm_reset_n</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>hbm_reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>fabric_clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>hbm_reset_in_prog</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>hbm_reset_in_prog</name>
                        <role>hbm_reset_in_prog</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>cattrip</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>hbm_cattrip</name>
                        <role>hbm_cattrip</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>cattrip_i</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>hbm_cattrip_i</name>
                        <role>conduit</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>temp</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>hbm_temp</name>
                        <role>hbm_temp</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>temp_i</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>hbm_temp_i</name>
                        <role>conduit</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>local_cal_success</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>local_cal_success</name>
                        <role>local_cal_success</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>local_cal_fail</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>local_cal_fail</name>
                        <role>local_cal_fail</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>uibpll_refclk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>uibpll_refclk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>t_ch0_u0_axi4noc</name>
                <type>axi4noc</type>
                <isStart>false</isStart>
                <ports/>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>internalHPath</key>
                            <value>tniu_ch0_u0|target_0.target_inst_0</value>
                        </entry>
                        <entry>
                            <key>memorySpan</key>
                            <value>0x40000000</value>
                        </entry>
                        <entry>
                            <key>regFunctionHPath</key>
                            <value>tniu_ch0_u0.target_0.target_inst_0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>t_ch0_u1_axi4noc</name>
                <type>axi4noc</type>
                <isStart>false</isStart>
                <ports/>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>internalHPath</key>
                            <value>tniu_ch0_u1|target_0.target_inst_0</value>
                        </entry>
                        <entry>
                            <key>memorySpan</key>
                            <value>0x40000000</value>
                        </entry>
                        <entry>
                            <key>regFunctionHPath</key>
                            <value>tniu_ch0_u1.target_0.target_inst_0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>t_ch0_ch1_sb_axi4noc</name>
                <type>axi4noc</type>
                <isStart>false</isStart>
                <ports/>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>internalHPath</key>
                            <value>tniu_ch0_ch1_sb|target_0.target_lite_inst_0</value>
                        </entry>
                        <entry>
                            <key>memorySpan</key>
                            <value>0x8000000</value>
                        </entry>
                        <entry>
                            <key>regFunctionHPath</key>
                            <value>tniu_ch0_ch1_sb.target_0.target_lite_inst_0.target_inst_0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>hbm_fp</className>
        <version>2.0.0</version>
        <displayName>High Bandwidth Memory (HBM2E) Interface Intel Agilex 7 FPGA IP </displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_DIE_REVISIONS</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfotype>DEVICE_DIE_REVISIONS</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_FAMILY</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_FAMILY_VARIANT</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfoArgs>FAMILY_VARIANT</systemInfoArgs>
                <systemInfotype>DEVICE_INFO</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_GROUP</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfoArgs>DEVICE_GROUP</systemInfoArgs>
                <systemInfotype>DEVICE_INFO</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_POWER_MODEL</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE_POWER_MODEL</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_SUPPORTS_VID</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>SUPPORTS_VID</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_TEMPERATURE_GRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE_TEMPERATURE_GRADE</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>my_sys_hbm_fp_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>my_sys_hbm_fp_0</fileSetName>
            <fileSetFixedName>my_sys_hbm_fp_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_hbm_fp_0</fileSetName>
            <fileSetFixedName>my_sys_hbm_fp_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_hbm_fp_0</fileSetName>
            <fileSetFixedName>my_sys_hbm_fp_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_hbm_fp_0</fileSetName>
            <fileSetFixedName>my_sys_hbm_fp_0</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_hbm_fp_0</fileSetName>
            <fileSetFixedName>my_sys_hbm_fp_0</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/my_sys/my_sys_hbm_fp_0.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>ch0_u0_wmc_intr</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>ch0_u0_wmc_intr</name>
                    <role>conduit</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>ch0_u1_wmc_intr</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>ch0_u1_wmc_intr</name>
                    <role>conduit</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>fabric_clk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>fabric_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>hbm_reset_n</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>hbm_reset_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>fabric_clk</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>hbm_reset_in_prog</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>hbm_reset_in_prog</name>
                    <role>hbm_reset_in_prog</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>cattrip</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>hbm_cattrip</name>
                    <role>hbm_cattrip</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>cattrip_i</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>hbm_cattrip_i</name>
                    <role>conduit</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>temp</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>hbm_temp</name>
                    <role>hbm_temp</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>temp_i</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>hbm_temp_i</name>
                    <role>conduit</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>local_cal_success</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>local_cal_success</name>
                    <role>local_cal_success</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>local_cal_fail</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>local_cal_fail</name>
                    <role>local_cal_fail</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>uibpll_refclk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>uibpll_refclk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>t_ch0_u0_axi4noc</name>
            <type>axi4noc</type>
            <isStart>false</isStart>
            <ports/>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>internalHPath</key>
                        <value>tniu_ch0_u0|target_0.target_inst_0</value>
                    </entry>
                    <entry>
                        <key>memorySpan</key>
                        <value>0x40000000</value>
                    </entry>
                    <entry>
                        <key>regFunctionHPath</key>
                        <value>tniu_ch0_u0.target_0.target_inst_0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>t_ch0_u1_axi4noc</name>
            <type>axi4noc</type>
            <isStart>false</isStart>
            <ports/>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>internalHPath</key>
                        <value>tniu_ch0_u1|target_0.target_inst_0</value>
                    </entry>
                    <entry>
                        <key>memorySpan</key>
                        <value>0x40000000</value>
                    </entry>
                    <entry>
                        <key>regFunctionHPath</key>
                        <value>tniu_ch0_u1.target_0.target_inst_0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>t_ch0_ch1_sb_axi4noc</name>
            <type>axi4noc</type>
            <isStart>false</isStart>
            <ports/>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>internalHPath</key>
                        <value>tniu_ch0_ch1_sb|target_0.target_lite_inst_0</value>
                    </entry>
                    <entry>
                        <key>memorySpan</key>
                        <value>0x8000000</value>
                    </entry>
                    <entry>
                        <key>regFunctionHPath</key>
                        <value>tniu_ch0_ch1_sb.target_0.target_lite_inst_0.target_inst_0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="SYS_INFO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS">
   <type>[Ljava.lang.String;</type>
   <value>HSSI_GDR_REVB,HSSI_RNR_REVB,MAIN_FP8_REVA,UIB_HBM_REVA</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_DIE_REVISIONS</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_FAMILY_VARIANT">
   <type>[Ljava.lang.String;</type>
   <value>M-Series with both HPS and 32GB HBM</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_INFO</sysinfo_type>
   <sysinfo_arg>FAMILY_VARIANT</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_GROUP">
   <type>[Ljava.lang.String;</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_INFO</sysinfo_type>
   <sysinfo_arg>DEVICE_GROUP</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL">
   <type>java.lang.String</type>
   <value>STANDARD_POWER</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>DEVICE_POWER_MODEL</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE">
   <type>java.lang.String</type>
   <value>2</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_SPEEDGRADE</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_SUPPORTS_VID">
   <type>java.lang.String</type>
   <value>1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>SUPPORTS_VID</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE">
   <type>java.lang.String</type>
   <value>EXTENDED</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>DEVICE_TEMPERATURE_GRADE</sysinfo_arg>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="ch0_u0_wmc_intr" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>ch0_u0_wmc_intr</name>
    <direction>Output</direction>
    <width>1</width>
    <role>conduit</role>
   </port>
  </interface>
  <interface name="ch0_u1_wmc_intr" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>ch0_u1_wmc_intr</name>
    <direction>Output</direction>
    <width>1</width>
    <role>conduit</role>
   </port>
  </interface>
  <interface name="fabric_clk" kind="clock_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>false</isStart>
   <port>
    <name>fabric_clk</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="hbm_reset_n" kind="reset_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>fabric_clk</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>DEASSERT</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <isStart>false</isStart>
   <port>
    <name>hbm_reset_n</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
  <interface name="hbm_reset_in_prog" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>hbm_reset_in_prog</name>
    <direction>Output</direction>
    <width>1</width>
    <role>hbm_reset_in_prog</role>
   </port>
  </interface>
  <interface name="cattrip" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>hbm_cattrip</name>
    <direction>Output</direction>
    <width>1</width>
    <role>hbm_cattrip</role>
   </port>
  </interface>
  <interface name="cattrip_i" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>hbm_cattrip_i</name>
    <direction>Input</direction>
    <width>1</width>
    <role>conduit</role>
   </port>
  </interface>
  <interface name="temp" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>hbm_temp</name>
    <direction>Output</direction>
    <width>3</width>
    <role>hbm_temp</role>
   </port>
  </interface>
  <interface name="temp_i" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>hbm_temp_i</name>
    <direction>Input</direction>
    <width>3</width>
    <role>conduit</role>
   </port>
  </interface>
  <interface name="local_cal_success" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>local_cal_success</name>
    <direction>Output</direction>
    <width>1</width>
    <role>local_cal_success</role>
   </port>
  </interface>
  <interface name="local_cal_fail" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>local_cal_fail</name>
    <direction>Output</direction>
    <width>1</width>
    <role>local_cal_fail</role>
   </port>
  </interface>
  <interface name="uibpll_refclk" kind="clock_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>false</isStart>
   <port>
    <name>uibpll_refclk</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="t_ch0_u0_axi4noc" kind="axi4noc_subordinate" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="internalHPath">
    <type>java.lang.String</type>
    <value>tniu_ch0_u0|target_0.target_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="memorySpan">
    <type>java.lang.String</type>
    <value>0x40000000</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="regFunctionHPath">
    <type>java.lang.String</type>
    <value>tniu_ch0_u0.target_0.target_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="addressSpan">
    <type>java.math.BigInteger</type>
    <value>1073741824</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4noc</type>
   <isStart>false</isStart>
  </interface>
  <interface name="t_ch0_u1_axi4noc" kind="axi4noc_subordinate" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="internalHPath">
    <type>java.lang.String</type>
    <value>tniu_ch0_u1|target_0.target_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="memorySpan">
    <type>java.lang.String</type>
    <value>0x40000000</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="regFunctionHPath">
    <type>java.lang.String</type>
    <value>tniu_ch0_u1.target_0.target_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="addressSpan">
    <type>java.math.BigInteger</type>
    <value>1073741824</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4noc</type>
   <isStart>false</isStart>
  </interface>
  <interface name="t_ch0_ch1_sb_axi4noc" kind="axi4noc_subordinate" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="internalHPath">
    <type>java.lang.String</type>
    <value>tniu_ch0_ch1_sb|target_0.target_lite_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="memorySpan">
    <type>java.lang.String</type>
    <value>0x8000000</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="regFunctionHPath">
    <type>java.lang.String</type>
    <value>tniu_ch0_ch1_sb.target_0.target_lite_inst_0.target_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="addressSpan">
    <type>java.math.BigInteger</type>
    <value>134217728</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4noc</type>
   <isStart>false</isStart>
  </interface>
 </module>
 <module
   name="intel_noc_clock_ctrl_0"
   kind="intel_noc_clock_ctrl"
   version="2.0.0"
   entity="my_sys_intel_noc_clock_ctrl_0"
   library="my_sys_intel_noc_clock_ctrl_0"
   path="intel_noc_clock_ctrl_0"
   hpath="intel_noc_clock_ctrl_0"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>refclk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>refclk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>pll_lock_o</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>pll_lock_o</name>
                        <role>pll_lock_o</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>target_inst_0</name>
                <type>axi4noc</type>
                <isStart>false</isStart>
                <ports/>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>internalHPath</key>
                            <value>ssm_inst</value>
                        </entry>
                        <entry>
                            <key>memorySpan</key>
                            <value>0x7400</value>
                        </entry>
                        <entry>
                            <key>regFunctionHPath</key>
                            <value>ssm_inst.target_lite_mon_inst_0.target_inst_0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>intel_noc_clock_ctrl</className>
        <version>2.0.0</version>
        <displayName>NoC Clock Control Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>Unknown</parameterDefaultValue>
                <parameterName>DEVICE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>Unknown</parameterDefaultValue>
                <parameterName>DEVICE_FAMILY</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>Unknown</parameterDefaultValue>
                <parameterName>DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>my_sys_intel_noc_clock_ctrl_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>my_sys_intel_noc_clock_ctrl_0</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_clock_ctrl_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_intel_noc_clock_ctrl_0</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_clock_ctrl_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_intel_noc_clock_ctrl_0</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_clock_ctrl_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_intel_noc_clock_ctrl_0</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_clock_ctrl_0</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_intel_noc_clock_ctrl_0</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_clock_ctrl_0</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/my_sys/my_sys_intel_noc_clock_ctrl_0.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>refclk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>refclk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>pll_lock_o</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>pll_lock_o</name>
                    <role>pll_lock_o</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>target_inst_0</name>
            <type>axi4noc</type>
            <isStart>false</isStart>
            <ports/>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>internalHPath</key>
                        <value>ssm_inst</value>
                    </entry>
                    <entry>
                        <key>memorySpan</key>
                        <value>0x7400</value>
                    </entry>
                    <entry>
                        <key>regFunctionHPath</key>
                        <value>ssm_inst.target_lite_mon_inst_0.target_inst_0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="DEVICE_SPEEDGRADE">
   <type>java.lang.String</type>
   <value>2</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_SPEEDGRADE</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="refclk" kind="clock_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>false</isStart>
   <port>
    <name>refclk</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="pll_lock_o" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>pll_lock_o</name>
    <direction>Output</direction>
    <width>1</width>
    <role>pll_lock_o</role>
   </port>
  </interface>
  <interface name="target_inst_0" kind="axi4noc_subordinate" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="internalHPath">
    <type>java.lang.String</type>
    <value>ssm_inst</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="memorySpan">
    <type>java.lang.String</type>
    <value>0x7400</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="regFunctionHPath">
    <type>java.lang.String</type>
    <value>ssm_inst.target_lite_mon_inst_0.target_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="addressSpan">
    <type>java.math.BigInteger</type>
    <value>29696</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4noc</type>
   <isStart>false</isStart>
  </interface>
 </module>
 <module
   name="intel_noc_initiator_0"
   kind="intel_noc_initiator"
   version="1.1.0"
   entity="my_sys_intel_noc_initiator_1"
   library="my_sys_intel_noc_initiator_1"
   path="intel_noc_initiator_0"
   hpath="intel_noc_initiator_0"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>i0_axi4noc</name>
                <type>axi4noc</type>
                <isStart>true</isStart>
                <ports/>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>internalHPath</key>
                            <value>iniu_0|initiator_inst_0</value>
                        </entry>
                        <entry>
                            <key>memorySpan</key>
                            <value>0x0</value>
                        </entry>
                        <entry>
                            <key>regFunctionHPath</key>
                            <value>iniu_0.initiator_inst_0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0_axi4</name>
                <type>axi4</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_axi4_awid</name>
                        <role>awid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awaddr</name>
                        <role>awaddr</role>
                        <direction>Input</direction>
                        <width>44</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awlen</name>
                        <role>awlen</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awsize</name>
                        <role>awsize</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awburst</name>
                        <role>awburst</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awlock</name>
                        <role>awlock</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awprot</name>
                        <role>awprot</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awuser</name>
                        <role>awuser</role>
                        <direction>Input</direction>
                        <width>11</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awqos</name>
                        <role>awqos</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awvalid</name>
                        <role>awvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awready</name>
                        <role>awready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wdata</name>
                        <role>wdata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wstrb</name>
                        <role>wstrb</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wlast</name>
                        <role>wlast</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wvalid</name>
                        <role>wvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wuser</name>
                        <role>wuser</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wready</name>
                        <role>wready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_bid</name>
                        <role>bid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_bresp</name>
                        <role>bresp</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_bvalid</name>
                        <role>bvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_bready</name>
                        <role>bready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arid</name>
                        <role>arid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_araddr</name>
                        <role>araddr</role>
                        <direction>Input</direction>
                        <width>44</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arlen</name>
                        <role>arlen</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arsize</name>
                        <role>arsize</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arburst</name>
                        <role>arburst</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arlock</name>
                        <role>arlock</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arprot</name>
                        <role>arprot</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_aruser</name>
                        <role>aruser</role>
                        <direction>Input</direction>
                        <width>11</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arqos</name>
                        <role>arqos</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arvalid</name>
                        <role>arvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arready</name>
                        <role>arready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rid</name>
                        <role>rid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rdata</name>
                        <role>rdata</role>
                        <direction>Output</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rresp</name>
                        <role>rresp</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rlast</name>
                        <role>rlast</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rvalid</name>
                        <role>rvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rready</name>
                        <role>rready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_ruser</name>
                        <role>ruser</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>s_axi4_aclk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>s_axi4_aresetn</value>
                        </entry>
                        <entry>
                            <key>trustzoneAware</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>wakeupSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>uniqueIdSupport</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>poison</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>traceSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingReads</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingWrites</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>writeAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>combinedAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readDataReorderingDepth</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>dfhFeatureGuid</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhGroupId</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhParameterId</key>
                        </entry>
                        <entry>
                            <key>dfhParameterName</key>
                        </entry>
                        <entry>
                            <key>dfhParameterVersion</key>
                        </entry>
                        <entry>
                            <key>dfhParameterData</key>
                        </entry>
                        <entry>
                            <key>dfhParameterDataLength</key>
                        </entry>
                        <entry>
                            <key>dfhFeatureMajorVersion</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureMinorVersion</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureId</key>
                            <value>35</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>i1_axi4noc</name>
                <type>axi4noc</type>
                <isStart>true</isStart>
                <ports/>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>internalHPath</key>
                            <value>iniu_1|initiator_inst_0</value>
                        </entry>
                        <entry>
                            <key>memorySpan</key>
                            <value>0x0</value>
                        </entry>
                        <entry>
                            <key>regFunctionHPath</key>
                            <value>iniu_1.initiator_inst_0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1_axi4</name>
                <type>axi4</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s1_axi4_awid</name>
                        <role>awid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awaddr</name>
                        <role>awaddr</role>
                        <direction>Input</direction>
                        <width>44</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awlen</name>
                        <role>awlen</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awsize</name>
                        <role>awsize</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awburst</name>
                        <role>awburst</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awlock</name>
                        <role>awlock</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awprot</name>
                        <role>awprot</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awuser</name>
                        <role>awuser</role>
                        <direction>Input</direction>
                        <width>11</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awqos</name>
                        <role>awqos</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awvalid</name>
                        <role>awvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_awready</name>
                        <role>awready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_wdata</name>
                        <role>wdata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_wstrb</name>
                        <role>wstrb</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_wlast</name>
                        <role>wlast</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_wvalid</name>
                        <role>wvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_wuser</name>
                        <role>wuser</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_wready</name>
                        <role>wready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_bid</name>
                        <role>bid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_bresp</name>
                        <role>bresp</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_bvalid</name>
                        <role>bvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_bready</name>
                        <role>bready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_arid</name>
                        <role>arid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_araddr</name>
                        <role>araddr</role>
                        <direction>Input</direction>
                        <width>44</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_arlen</name>
                        <role>arlen</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_arsize</name>
                        <role>arsize</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_arburst</name>
                        <role>arburst</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_arlock</name>
                        <role>arlock</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_arprot</name>
                        <role>arprot</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_aruser</name>
                        <role>aruser</role>
                        <direction>Input</direction>
                        <width>11</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_arqos</name>
                        <role>arqos</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_arvalid</name>
                        <role>arvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_arready</name>
                        <role>arready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_rid</name>
                        <role>rid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_rdata</name>
                        <role>rdata</role>
                        <direction>Output</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_rresp</name>
                        <role>rresp</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_rlast</name>
                        <role>rlast</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_rvalid</name>
                        <role>rvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_rready</name>
                        <role>rready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s1_axi4_ruser</name>
                        <role>ruser</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>s_axi4_aclk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>s_axi4_aresetn</value>
                        </entry>
                        <entry>
                            <key>trustzoneAware</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>wakeupSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>uniqueIdSupport</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>poison</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>traceSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingReads</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingWrites</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>writeAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>combinedAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readDataReorderingDepth</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>dfhFeatureGuid</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhGroupId</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhParameterId</key>
                        </entry>
                        <entry>
                            <key>dfhParameterName</key>
                        </entry>
                        <entry>
                            <key>dfhParameterVersion</key>
                        </entry>
                        <entry>
                            <key>dfhParameterData</key>
                        </entry>
                        <entry>
                            <key>dfhParameterDataLength</key>
                        </entry>
                        <entry>
                            <key>dfhFeatureMajorVersion</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureMinorVersion</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureId</key>
                            <value>35</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s_axi4_aclk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s_axi4_aclk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s_axi4_aresetn</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s_axi4_aresetn</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>s_axi4_aclk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>intel_noc_initiator</className>
        <version>1.1.0</version>
        <displayName>NoC Initiator Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_DIE_REVISIONS</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfotype>DEVICE_DIE_REVISIONS</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_FAMILY</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_FAMILY_VARIANT</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfoArgs>FAMILY_VARIANT</systemInfoArgs>
                <systemInfotype>DEVICE_INFO</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_GROUP</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfoArgs>DEVICE_GROUP</systemInfoArgs>
                <systemInfotype>DEVICE_INFO</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_POWER_MODEL</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE_POWER_MODEL</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_SUPPORTS_VID</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>SUPPORTS_VID</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_TEMPERATURE_GRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE_TEMPERATURE_GRADE</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>s0_axi4</key>
                <value>
                    <connectionPointName>s0_axi4</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s0_axi4' start='0x0' end='0x100000000000' datawidth='256' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>44</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>256</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>s1_axi4</key>
                <value>
                    <connectionPointName>s1_axi4</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1_axi4' start='0x0' end='0x100000000000' datawidth='256' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>44</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>256</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>my_sys_intel_noc_initiator_1</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>my_sys_intel_noc_initiator_1</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_initiator_1</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_intel_noc_initiator_1</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_initiator_1</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_intel_noc_initiator_1</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_initiator_1</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_intel_noc_initiator_1</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_initiator_1</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_intel_noc_initiator_1</fileSetName>
            <fileSetFixedName>my_sys_intel_noc_initiator_1</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/my_sys/my_sys_intel_noc_initiator_1.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>i0_axi4noc</name>
            <type>axi4noc</type>
            <isStart>true</isStart>
            <ports/>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>internalHPath</key>
                        <value>iniu_0|initiator_inst_0</value>
                    </entry>
                    <entry>
                        <key>memorySpan</key>
                        <value>0x0</value>
                    </entry>
                    <entry>
                        <key>regFunctionHPath</key>
                        <value>iniu_0.initiator_inst_0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s0_axi4</name>
            <type>axi4</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s0_axi4_awid</name>
                    <role>awid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awaddr</name>
                    <role>awaddr</role>
                    <direction>Input</direction>
                    <width>44</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awlen</name>
                    <role>awlen</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awsize</name>
                    <role>awsize</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awburst</name>
                    <role>awburst</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awlock</name>
                    <role>awlock</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awprot</name>
                    <role>awprot</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awuser</name>
                    <role>awuser</role>
                    <direction>Input</direction>
                    <width>11</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awqos</name>
                    <role>awqos</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awvalid</name>
                    <role>awvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awready</name>
                    <role>awready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wdata</name>
                    <role>wdata</role>
                    <direction>Input</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wstrb</name>
                    <role>wstrb</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wlast</name>
                    <role>wlast</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wvalid</name>
                    <role>wvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wuser</name>
                    <role>wuser</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wready</name>
                    <role>wready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_bid</name>
                    <role>bid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_bresp</name>
                    <role>bresp</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_bvalid</name>
                    <role>bvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_bready</name>
                    <role>bready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arid</name>
                    <role>arid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_araddr</name>
                    <role>araddr</role>
                    <direction>Input</direction>
                    <width>44</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arlen</name>
                    <role>arlen</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arsize</name>
                    <role>arsize</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arburst</name>
                    <role>arburst</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arlock</name>
                    <role>arlock</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arprot</name>
                    <role>arprot</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_aruser</name>
                    <role>aruser</role>
                    <direction>Input</direction>
                    <width>11</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arqos</name>
                    <role>arqos</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arvalid</name>
                    <role>arvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arready</name>
                    <role>arready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rid</name>
                    <role>rid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rdata</name>
                    <role>rdata</role>
                    <direction>Output</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rresp</name>
                    <role>rresp</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rlast</name>
                    <role>rlast</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rvalid</name>
                    <role>rvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rready</name>
                    <role>rready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_ruser</name>
                    <role>ruser</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>s_axi4_aclk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>s_axi4_aresetn</value>
                    </entry>
                    <entry>
                        <key>trustzoneAware</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>wakeupSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>uniqueIdSupport</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>poison</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>traceSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingReads</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingWrites</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingTransactions</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>writeAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>combinedAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readDataReorderingDepth</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>dfhFeatureGuid</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhGroupId</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhParameterId</key>
                    </entry>
                    <entry>
                        <key>dfhParameterName</key>
                    </entry>
                    <entry>
                        <key>dfhParameterVersion</key>
                    </entry>
                    <entry>
                        <key>dfhParameterData</key>
                    </entry>
                    <entry>
                        <key>dfhParameterDataLength</key>
                    </entry>
                    <entry>
                        <key>dfhFeatureMajorVersion</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureMinorVersion</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureId</key>
                        <value>35</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>i1_axi4noc</name>
            <type>axi4noc</type>
            <isStart>true</isStart>
            <ports/>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>internalHPath</key>
                        <value>iniu_1|initiator_inst_0</value>
                    </entry>
                    <entry>
                        <key>memorySpan</key>
                        <value>0x0</value>
                    </entry>
                    <entry>
                        <key>regFunctionHPath</key>
                        <value>iniu_1.initiator_inst_0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s1_axi4</name>
            <type>axi4</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s1_axi4_awid</name>
                    <role>awid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awaddr</name>
                    <role>awaddr</role>
                    <direction>Input</direction>
                    <width>44</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awlen</name>
                    <role>awlen</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awsize</name>
                    <role>awsize</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awburst</name>
                    <role>awburst</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awlock</name>
                    <role>awlock</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awprot</name>
                    <role>awprot</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awuser</name>
                    <role>awuser</role>
                    <direction>Input</direction>
                    <width>11</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awqos</name>
                    <role>awqos</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awvalid</name>
                    <role>awvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_awready</name>
                    <role>awready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_wdata</name>
                    <role>wdata</role>
                    <direction>Input</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_wstrb</name>
                    <role>wstrb</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_wlast</name>
                    <role>wlast</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_wvalid</name>
                    <role>wvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_wuser</name>
                    <role>wuser</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_wready</name>
                    <role>wready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_bid</name>
                    <role>bid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_bresp</name>
                    <role>bresp</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_bvalid</name>
                    <role>bvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_bready</name>
                    <role>bready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_arid</name>
                    <role>arid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_araddr</name>
                    <role>araddr</role>
                    <direction>Input</direction>
                    <width>44</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_arlen</name>
                    <role>arlen</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_arsize</name>
                    <role>arsize</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_arburst</name>
                    <role>arburst</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_arlock</name>
                    <role>arlock</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_arprot</name>
                    <role>arprot</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_aruser</name>
                    <role>aruser</role>
                    <direction>Input</direction>
                    <width>11</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_arqos</name>
                    <role>arqos</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_arvalid</name>
                    <role>arvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_arready</name>
                    <role>arready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_rid</name>
                    <role>rid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_rdata</name>
                    <role>rdata</role>
                    <direction>Output</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_rresp</name>
                    <role>rresp</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_rlast</name>
                    <role>rlast</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_rvalid</name>
                    <role>rvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_rready</name>
                    <role>rready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s1_axi4_ruser</name>
                    <role>ruser</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>s_axi4_aclk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>s_axi4_aresetn</value>
                    </entry>
                    <entry>
                        <key>trustzoneAware</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>wakeupSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>uniqueIdSupport</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>poison</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>traceSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingReads</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingWrites</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingTransactions</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>writeAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>combinedAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readDataReorderingDepth</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>dfhFeatureGuid</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhGroupId</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhParameterId</key>
                    </entry>
                    <entry>
                        <key>dfhParameterName</key>
                    </entry>
                    <entry>
                        <key>dfhParameterVersion</key>
                    </entry>
                    <entry>
                        <key>dfhParameterData</key>
                    </entry>
                    <entry>
                        <key>dfhParameterDataLength</key>
                    </entry>
                    <entry>
                        <key>dfhFeatureMajorVersion</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureMinorVersion</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureId</key>
                        <value>35</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s_axi4_aclk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s_axi4_aclk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s_axi4_aresetn</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s_axi4_aresetn</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>s_axi4_aclk</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="SYS_INFO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS">
   <type>[Ljava.lang.String;</type>
   <value>HSSI_GDR_REVB,HSSI_RNR_REVB,MAIN_FP8_REVA,UIB_HBM_REVA</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_DIE_REVISIONS</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_FAMILY_VARIANT">
   <type>[Ljava.lang.String;</type>
   <value>M-Series with both HPS and 32GB HBM</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_INFO</sysinfo_type>
   <sysinfo_arg>FAMILY_VARIANT</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_GROUP">
   <type>[Ljava.lang.String;</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_INFO</sysinfo_type>
   <sysinfo_arg>DEVICE_GROUP</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL">
   <type>java.lang.String</type>
   <value>STANDARD_POWER</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>DEVICE_POWER_MODEL</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE">
   <type>java.lang.String</type>
   <value>2</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_SPEEDGRADE</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_SUPPORTS_VID">
   <type>java.lang.String</type>
   <value>1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>SUPPORTS_VID</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE">
   <type>java.lang.String</type>
   <value>EXTENDED</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>DEVICE_TEMPERATURE_GRADE</sysinfo_arg>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="i0_axi4noc" kind="axi4noc_manager" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="internalHPath">
    <type>java.lang.String</type>
    <value>iniu_0|initiator_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="memorySpan">
    <type>java.lang.String</type>
    <value>0x0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="regFunctionHPath">
    <type>java.lang.String</type>
    <value>iniu_0.initiator_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4noc</type>
   <isStart>true</isStart>
  </interface>
  <interface name="s0_axi4" kind="altera_axi4_slave" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>s_axi4_aclk</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value>s_axi4_aresetn</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="trustzoneAware">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="wakeupSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="uniqueIdSupport">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="poison">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="traceSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingReads">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingWrites">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingTransactions">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="writeAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="combinedAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readDataReorderingDepth">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="bridgesToMaster">
    <type>com.altera.entityinterfaces.IConnectionPoint</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureGuid">
    <type>java.math.BigInteger</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhGroupId">
    <type>int</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterId">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterName">
    <type>[Ljava.lang.String;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterVersion">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterData">
    <type>[Ljava.lang.String;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterDataLength">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureMajorVersion">
    <type>int</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureMinorVersion">
    <type>int</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureId">
    <type>int</type>
    <value>35</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="addressSpan">
    <type>java.math.BigInteger</type>
    <value>17592186044416</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4</type>
   <isStart>false</isStart>
   <port>
    <name>s0_axi4_awid</name>
    <direction>Input</direction>
    <width>7</width>
    <role>awid</role>
   </port>
   <port>
    <name>s0_axi4_awaddr</name>
    <direction>Input</direction>
    <width>44</width>
    <role>awaddr</role>
   </port>
   <port>
    <name>s0_axi4_awlen</name>
    <direction>Input</direction>
    <width>8</width>
    <role>awlen</role>
   </port>
   <port>
    <name>s0_axi4_awsize</name>
    <direction>Input</direction>
    <width>3</width>
    <role>awsize</role>
   </port>
   <port>
    <name>s0_axi4_awburst</name>
    <direction>Input</direction>
    <width>2</width>
    <role>awburst</role>
   </port>
   <port>
    <name>s0_axi4_awlock</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awlock</role>
   </port>
   <port>
    <name>s0_axi4_awprot</name>
    <direction>Input</direction>
    <width>3</width>
    <role>awprot</role>
   </port>
   <port>
    <name>s0_axi4_awuser</name>
    <direction>Input</direction>
    <width>11</width>
    <role>awuser</role>
   </port>
   <port>
    <name>s0_axi4_awqos</name>
    <direction>Input</direction>
    <width>4</width>
    <role>awqos</role>
   </port>
   <port>
    <name>s0_axi4_awvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awvalid</role>
   </port>
   <port>
    <name>s0_axi4_awready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awready</role>
   </port>
   <port>
    <name>s0_axi4_wdata</name>
    <direction>Input</direction>
    <width>256</width>
    <role>wdata</role>
   </port>
   <port>
    <name>s0_axi4_wstrb</name>
    <direction>Input</direction>
    <width>32</width>
    <role>wstrb</role>
   </port>
   <port>
    <name>s0_axi4_wlast</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wlast</role>
   </port>
   <port>
    <name>s0_axi4_wvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wvalid</role>
   </port>
   <port>
    <name>s0_axi4_wuser</name>
    <direction>Input</direction>
    <width>32</width>
    <role>wuser</role>
   </port>
   <port>
    <name>s0_axi4_wready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wready</role>
   </port>
   <port>
    <name>s0_axi4_bid</name>
    <direction>Output</direction>
    <width>7</width>
    <role>bid</role>
   </port>
   <port>
    <name>s0_axi4_bresp</name>
    <direction>Output</direction>
    <width>2</width>
    <role>bresp</role>
   </port>
   <port>
    <name>s0_axi4_bvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>bvalid</role>
   </port>
   <port>
    <name>s0_axi4_bready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>bready</role>
   </port>
   <port>
    <name>s0_axi4_arid</name>
    <direction>Input</direction>
    <width>7</width>
    <role>arid</role>
   </port>
   <port>
    <name>s0_axi4_araddr</name>
    <direction>Input</direction>
    <width>44</width>
    <role>araddr</role>
   </port>
   <port>
    <name>s0_axi4_arlen</name>
    <direction>Input</direction>
    <width>8</width>
    <role>arlen</role>
   </port>
   <port>
    <name>s0_axi4_arsize</name>
    <direction>Input</direction>
    <width>3</width>
    <role>arsize</role>
   </port>
   <port>
    <name>s0_axi4_arburst</name>
    <direction>Input</direction>
    <width>2</width>
    <role>arburst</role>
   </port>
   <port>
    <name>s0_axi4_arlock</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arlock</role>
   </port>
   <port>
    <name>s0_axi4_arprot</name>
    <direction>Input</direction>
    <width>3</width>
    <role>arprot</role>
   </port>
   <port>
    <name>s0_axi4_aruser</name>
    <direction>Input</direction>
    <width>11</width>
    <role>aruser</role>
   </port>
   <port>
    <name>s0_axi4_arqos</name>
    <direction>Input</direction>
    <width>4</width>
    <role>arqos</role>
   </port>
   <port>
    <name>s0_axi4_arvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arvalid</role>
   </port>
   <port>
    <name>s0_axi4_arready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arready</role>
   </port>
   <port>
    <name>s0_axi4_rid</name>
    <direction>Output</direction>
    <width>7</width>
    <role>rid</role>
   </port>
   <port>
    <name>s0_axi4_rdata</name>
    <direction>Output</direction>
    <width>256</width>
    <role>rdata</role>
   </port>
   <port>
    <name>s0_axi4_rresp</name>
    <direction>Output</direction>
    <width>2</width>
    <role>rresp</role>
   </port>
   <port>
    <name>s0_axi4_rlast</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rlast</role>
   </port>
   <port>
    <name>s0_axi4_rvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rvalid</role>
   </port>
   <port>
    <name>s0_axi4_rready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rready</role>
   </port>
   <port>
    <name>s0_axi4_ruser</name>
    <direction>Output</direction>
    <width>32</width>
    <role>ruser</role>
   </port>
  </interface>
  <interface name="i1_axi4noc" kind="axi4noc_manager" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="internalHPath">
    <type>java.lang.String</type>
    <value>iniu_1|initiator_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="memorySpan">
    <type>java.lang.String</type>
    <value>0x0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="regFunctionHPath">
    <type>java.lang.String</type>
    <value>iniu_1.initiator_inst_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4noc</type>
   <isStart>true</isStart>
  </interface>
  <interface name="s1_axi4" kind="altera_axi4_slave" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>s_axi4_aclk</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value>s_axi4_aresetn</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="trustzoneAware">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="wakeupSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="uniqueIdSupport">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="poison">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="traceSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingReads">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingWrites">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingTransactions">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="writeAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="combinedAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readDataReorderingDepth">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="bridgesToMaster">
    <type>com.altera.entityinterfaces.IConnectionPoint</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureGuid">
    <type>java.math.BigInteger</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhGroupId">
    <type>int</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterId">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterName">
    <type>[Ljava.lang.String;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterVersion">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterData">
    <type>[Ljava.lang.String;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterDataLength">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureMajorVersion">
    <type>int</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureMinorVersion">
    <type>int</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureId">
    <type>int</type>
    <value>35</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="addressSpan">
    <type>java.math.BigInteger</type>
    <value>17592186044416</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4</type>
   <isStart>false</isStart>
   <port>
    <name>s1_axi4_awid</name>
    <direction>Input</direction>
    <width>7</width>
    <role>awid</role>
   </port>
   <port>
    <name>s1_axi4_awaddr</name>
    <direction>Input</direction>
    <width>44</width>
    <role>awaddr</role>
   </port>
   <port>
    <name>s1_axi4_awlen</name>
    <direction>Input</direction>
    <width>8</width>
    <role>awlen</role>
   </port>
   <port>
    <name>s1_axi4_awsize</name>
    <direction>Input</direction>
    <width>3</width>
    <role>awsize</role>
   </port>
   <port>
    <name>s1_axi4_awburst</name>
    <direction>Input</direction>
    <width>2</width>
    <role>awburst</role>
   </port>
   <port>
    <name>s1_axi4_awlock</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awlock</role>
   </port>
   <port>
    <name>s1_axi4_awprot</name>
    <direction>Input</direction>
    <width>3</width>
    <role>awprot</role>
   </port>
   <port>
    <name>s1_axi4_awuser</name>
    <direction>Input</direction>
    <width>11</width>
    <role>awuser</role>
   </port>
   <port>
    <name>s1_axi4_awqos</name>
    <direction>Input</direction>
    <width>4</width>
    <role>awqos</role>
   </port>
   <port>
    <name>s1_axi4_awvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awvalid</role>
   </port>
   <port>
    <name>s1_axi4_awready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awready</role>
   </port>
   <port>
    <name>s1_axi4_wdata</name>
    <direction>Input</direction>
    <width>256</width>
    <role>wdata</role>
   </port>
   <port>
    <name>s1_axi4_wstrb</name>
    <direction>Input</direction>
    <width>32</width>
    <role>wstrb</role>
   </port>
   <port>
    <name>s1_axi4_wlast</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wlast</role>
   </port>
   <port>
    <name>s1_axi4_wvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wvalid</role>
   </port>
   <port>
    <name>s1_axi4_wuser</name>
    <direction>Input</direction>
    <width>32</width>
    <role>wuser</role>
   </port>
   <port>
    <name>s1_axi4_wready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wready</role>
   </port>
   <port>
    <name>s1_axi4_bid</name>
    <direction>Output</direction>
    <width>7</width>
    <role>bid</role>
   </port>
   <port>
    <name>s1_axi4_bresp</name>
    <direction>Output</direction>
    <width>2</width>
    <role>bresp</role>
   </port>
   <port>
    <name>s1_axi4_bvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>bvalid</role>
   </port>
   <port>
    <name>s1_axi4_bready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>bready</role>
   </port>
   <port>
    <name>s1_axi4_arid</name>
    <direction>Input</direction>
    <width>7</width>
    <role>arid</role>
   </port>
   <port>
    <name>s1_axi4_araddr</name>
    <direction>Input</direction>
    <width>44</width>
    <role>araddr</role>
   </port>
   <port>
    <name>s1_axi4_arlen</name>
    <direction>Input</direction>
    <width>8</width>
    <role>arlen</role>
   </port>
   <port>
    <name>s1_axi4_arsize</name>
    <direction>Input</direction>
    <width>3</width>
    <role>arsize</role>
   </port>
   <port>
    <name>s1_axi4_arburst</name>
    <direction>Input</direction>
    <width>2</width>
    <role>arburst</role>
   </port>
   <port>
    <name>s1_axi4_arlock</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arlock</role>
   </port>
   <port>
    <name>s1_axi4_arprot</name>
    <direction>Input</direction>
    <width>3</width>
    <role>arprot</role>
   </port>
   <port>
    <name>s1_axi4_aruser</name>
    <direction>Input</direction>
    <width>11</width>
    <role>aruser</role>
   </port>
   <port>
    <name>s1_axi4_arqos</name>
    <direction>Input</direction>
    <width>4</width>
    <role>arqos</role>
   </port>
   <port>
    <name>s1_axi4_arvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arvalid</role>
   </port>
   <port>
    <name>s1_axi4_arready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arready</role>
   </port>
   <port>
    <name>s1_axi4_rid</name>
    <direction>Output</direction>
    <width>7</width>
    <role>rid</role>
   </port>
   <port>
    <name>s1_axi4_rdata</name>
    <direction>Output</direction>
    <width>256</width>
    <role>rdata</role>
   </port>
   <port>
    <name>s1_axi4_rresp</name>
    <direction>Output</direction>
    <width>2</width>
    <role>rresp</role>
   </port>
   <port>
    <name>s1_axi4_rlast</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rlast</role>
   </port>
   <port>
    <name>s1_axi4_rvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rvalid</role>
   </port>
   <port>
    <name>s1_axi4_rready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rready</role>
   </port>
   <port>
    <name>s1_axi4_ruser</name>
    <direction>Output</direction>
    <width>32</width>
    <role>ruser</role>
   </port>
  </interface>
  <interface name="s_axi4_aclk" kind="clock_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>false</isStart>
   <port>
    <name>s_axi4_aclk</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="s_axi4_aresetn" kind="reset_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>s_axi4_aclk</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>DEASSERT</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <isStart>false</isStart>
   <port>
    <name>s_axi4_aresetn</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
 </module>
 <module
   name="iopll_0"
   kind="altera_iopll"
   version="19.3.1"
   entity="my_sys_iopll_0"
   library="my_sys_iopll_0"
   path="iopll_0"
   hpath="iopll_0"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <assignment>
   <name>embeddedsw.dts.compatible</name>
   <value>altr,pll</value>
  </assignment>
  <assignment>
   <name>embeddedsw.dts.group</name>
   <value>clock</value>
  </assignment>
  <assignment>
   <name>embeddedsw.dts.vendor</name>
   <value>altr</value>
  </assignment>
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>refclk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>refclk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>100000000</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>locked</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>locked</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rst</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>outclk0</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>outclk_0</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>250000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>outclk1</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>outclk_1</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>100000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_iopll</className>
        <version>19.3.1</version>
        <displayName>IOPLL Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>system_info_device_component</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>system_info_device_family</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>system_info_device_speed_grade</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>system_part_trait_iobank_rev</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE_IOBANK_REVISION</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>system_part_trait_speed_grade</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE_SPEEDGRADE</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>outclk0</key>
                <value>
                    <connectionPointName>outclk0</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>250000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>outclk1</key>
                <value>
                    <connectionPointName>outclk1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>100000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>my_sys_iopll_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>my_sys_iopll_0</fileSetName>
            <fileSetFixedName>my_sys_iopll_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_iopll_0</fileSetName>
            <fileSetFixedName>my_sys_iopll_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_iopll_0</fileSetName>
            <fileSetFixedName>my_sys_iopll_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_iopll_0</fileSetName>
            <fileSetFixedName>my_sys_iopll_0</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_iopll_0</fileSetName>
            <fileSetFixedName>my_sys_iopll_0</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/my_sys/my_sys_iopll_0.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>refclk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>refclk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>ui.blockdiagram.direction</key>
                        <value>input</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>100000000</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>locked</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>locked</name>
                    <role>export</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>ui.blockdiagram.direction</key>
                        <value>output</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>rst</name>
                    <role>reset</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>ui.blockdiagram.direction</key>
                        <value>input</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>outclk0</name>
            <type>clock</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>outclk_0</name>
                    <role>clk</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>ui.blockdiagram.direction</key>
                        <value>output</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedDirectClock</key>
                    </entry>
                    <entry>
                        <key>clockRate</key>
                        <value>250000000</value>
                    </entry>
                    <entry>
                        <key>clockRateKnown</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>outclk1</name>
            <type>clock</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>outclk_1</name>
                    <role>clk</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>ui.blockdiagram.direction</key>
                        <value>output</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedDirectClock</key>
                    </entry>
                    <entry>
                        <key>clockRate</key>
                        <value>100000000</value>
                    </entry>
                    <entry>
                        <key>clockRateKnown</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.dts.compatible</key>
            <value>altr,pll</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.group</key>
            <value>clock</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.vendor</key>
            <value>altr</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="system_info_device_component">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="system_info_device_family">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="system_info_device_speed_grade">
   <type>java.lang.String</type>
   <value>2</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_SPEEDGRADE</sysinfo_type>
  </parameter>
  <parameter name="system_part_trait_iobank_rev">
   <type>java.lang.String</type>
   <value>IO96B</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>DEVICE_IOBANK_REVISION</sysinfo_arg>
  </parameter>
  <parameter name="system_part_trait_speed_grade">
   <type>java.lang.String</type>
   <value>2</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>DEVICE_SPEEDGRADE</sysinfo_arg>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="refclk" kind="clock_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <assignment>
    <name>ui.blockdiagram.direction</name>
    <value>input</value>
   </assignment>
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRateKnown">
    <type>java.lang.Boolean</type>
    <value>true</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRate">
    <type>java.lang.Long</type>
    <value>100000000</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>false</isStart>
   <port>
    <name>refclk</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="locked" kind="conduit_end" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <assignment>
    <name>ui.blockdiagram.direction</name>
    <value>output</value>
   </assignment>
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <isStart>false</isStart>
   <port>
    <name>locked</name>
    <direction>Output</direction>
    <width>1</width>
    <role>export</role>
   </port>
  </interface>
  <interface name="reset" kind="reset_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <assignment>
    <name>ui.blockdiagram.direction</name>
    <value>input</value>
   </assignment>
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>NONE</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <isStart>false</isStart>
   <port>
    <name>rst</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset</role>
   </port>
  </interface>
  <interface name="outclk0" kind="clock_source" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <assignment>
    <name>ui.blockdiagram.direction</name>
    <value>output</value>
   </assignment>
   <parameter name="associatedDirectClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRate">
    <type>long</type>
    <value>250000000</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRateKnown">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>true</isStart>
   <port>
    <name>outclk_0</name>
    <direction>Output</direction>
    <width>1</width>
    <role>clk</role>
   </port>
   <clockDomainMember>
    <isBridge>false</isBridge>
    <moduleName>mgc_axi4_master_0</moduleName>
    <slaveName>clock_sink</slaveName>
    <name>mgc_axi4_master_0.clock_sink</name>
   </clockDomainMember>
   <clockDomainMember>
    <isBridge>false</isBridge>
    <moduleName>mgc_axi4_master_1</moduleName>
    <slaveName>clock_sink</slaveName>
    <name>mgc_axi4_master_1.clock_sink</name>
   </clockDomainMember>
   <clockDomainMember>
    <isBridge>false</isBridge>
    <moduleName>hbm_fp_0</moduleName>
    <slaveName>fabric_clk</slaveName>
    <name>hbm_fp_0.fabric_clk</name>
   </clockDomainMember>
   <clockDomainMember>
    <isBridge>false</isBridge>
    <moduleName>intel_noc_initiator_0</moduleName>
    <slaveName>s_axi4_aclk</slaveName>
    <name>intel_noc_initiator_0.s_axi4_aclk</name>
   </clockDomainMember>
  </interface>
  <interface name="outclk1" kind="clock_source" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <assignment>
    <name>ui.blockdiagram.direction</name>
    <value>output</value>
   </assignment>
   <parameter name="associatedDirectClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRate">
    <type>long</type>
    <value>100000000</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRateKnown">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>true</isStart>
   <port>
    <name>outclk_1</name>
    <direction>Output</direction>
    <width>1</width>
    <role>clk</role>
   </port>
   <clockDomainMember>
    <isBridge>false</isBridge>
    <moduleName>hbm_fp_0</moduleName>
    <slaveName>uibpll_refclk</slaveName>
    <name>hbm_fp_0.uibpll_refclk</name>
   </clockDomainMember>
  </interface>
 </module>
 <module
   name="mgc_axi4_master_0"
   kind="mgc_axi4_master"
   version="2020.1.0.1"
   entity="my_sys_mgc_axi4_master_0"
   library="my_sys_mgc_axi4_master_0"
   path="mgc_axi4_master_0"
   hpath="mgc_axi4_master_0"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>altera_axi4_master</name>
                <type>axi4</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>AWVALID</name>
                        <role>awvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWPROT</name>
                        <role>awprot</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWREGION</name>
                        <role>awregion</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWLEN</name>
                        <role>awlen</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWSIZE</name>
                        <role>awsize</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWBURST</name>
                        <role>awburst</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWLOCK</name>
                        <role>awlock</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWQOS</name>
                        <role>awqos</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWREADY</name>
                        <role>awready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARVALID</name>
                        <role>arvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARPROT</name>
                        <role>arprot</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARREGION</name>
                        <role>arregion</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARLEN</name>
                        <role>arlen</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARSIZE</name>
                        <role>arsize</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARBURST</name>
                        <role>arburst</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARLOCK</name>
                        <role>arlock</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARQOS</name>
                        <role>arqos</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARREADY</name>
                        <role>arready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RVALID</name>
                        <role>rvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RRESP</name>
                        <role>rresp</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RLAST</name>
                        <role>rlast</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RREADY</name>
                        <role>rready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WVALID</name>
                        <role>wvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WLAST</name>
                        <role>wlast</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WREADY</name>
                        <role>wready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>BVALID</name>
                        <role>bvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>BRESP</name>
                        <role>bresp</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>BREADY</name>
                        <role>bready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWADDR</name>
                        <role>awaddr</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWID</name>
                        <role>awid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWUSER</name>
                        <role>awuser</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARADDR</name>
                        <role>araddr</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARID</name>
                        <role>arid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARUSER</name>
                        <role>aruser</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RUSER</name>
                        <role>ruser</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WUSER</name>
                        <role>wuser</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RDATA</name>
                        <role>rdata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RID</name>
                        <role>rid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WDATA</name>
                        <role>wdata</role>
                        <direction>Output</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WSTRB</name>
                        <role>wstrb</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>BID</name>
                        <role>bid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_sink</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_sink</value>
                        </entry>
                        <entry>
                            <key>trustzoneAware</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>wakeupSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>uniqueIdSupport</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>poison</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>traceSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingReads</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingWrites</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readIssuingCapability</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>writeIssuingCapability</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>combinedIssuingCapability</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>issuesINCRBursts</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>issuesWRAPBursts</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>issuesFIXEDBursts</key>
                            <value>true</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clock_sink</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ACLK</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset_sink</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ARESETn</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_sink</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>mgc_axi4_master</className>
        <version>2020.1.0.1</version>
        <displayName>Mentor Graphics AXI4 Master BFM (Intel FPGA Edition)</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>my_sys_mgc_axi4_master_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/my_sys/my_sys_mgc_axi4_master_0.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>altera_axi4_master</name>
            <type>axi4</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>AWVALID</name>
                    <role>awvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWPROT</name>
                    <role>awprot</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWREGION</name>
                    <role>awregion</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWLEN</name>
                    <role>awlen</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWSIZE</name>
                    <role>awsize</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWBURST</name>
                    <role>awburst</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWLOCK</name>
                    <role>awlock</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWQOS</name>
                    <role>awqos</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWREADY</name>
                    <role>awready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARVALID</name>
                    <role>arvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARPROT</name>
                    <role>arprot</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARREGION</name>
                    <role>arregion</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARLEN</name>
                    <role>arlen</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARSIZE</name>
                    <role>arsize</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARBURST</name>
                    <role>arburst</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARLOCK</name>
                    <role>arlock</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARQOS</name>
                    <role>arqos</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARREADY</name>
                    <role>arready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RVALID</name>
                    <role>rvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RRESP</name>
                    <role>rresp</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RLAST</name>
                    <role>rlast</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RREADY</name>
                    <role>rready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WVALID</name>
                    <role>wvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WLAST</name>
                    <role>wlast</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WREADY</name>
                    <role>wready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>BVALID</name>
                    <role>bvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>BRESP</name>
                    <role>bresp</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>BREADY</name>
                    <role>bready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWADDR</name>
                    <role>awaddr</role>
                    <direction>Output</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWID</name>
                    <role>awid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWUSER</name>
                    <role>awuser</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARADDR</name>
                    <role>araddr</role>
                    <direction>Output</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARID</name>
                    <role>arid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARUSER</name>
                    <role>aruser</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RUSER</name>
                    <role>ruser</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WUSER</name>
                    <role>wuser</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RDATA</name>
                    <role>rdata</role>
                    <direction>Input</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RID</name>
                    <role>rid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WDATA</name>
                    <role>wdata</role>
                    <direction>Output</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WSTRB</name>
                    <role>wstrb</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>BID</name>
                    <role>bid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock_sink</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_sink</value>
                    </entry>
                    <entry>
                        <key>trustzoneAware</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>wakeupSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>uniqueIdSupport</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>poison</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>traceSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingReads</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingWrites</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingTransactions</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readIssuingCapability</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>writeIssuingCapability</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>combinedIssuingCapability</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>issuesINCRBursts</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>issuesWRAPBursts</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>issuesFIXEDBursts</key>
                        <value>true</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clock_sink</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>ACLK</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset_sink</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>ARESETn</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock_sink</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList>
    <hdlParameterDescriptorDefinition>
        <description>The width of the AWADDR and ARADDR signals (see AMBA AXI and ACE Protocol Specification IHI0022D section A2.2).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_ADDRESS_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>64</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The width of the RDATA signal (see AMBA AXI and ACE Protocol Specification IHI0022D section A2.6).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_RDATA_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>256</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The width of the WDATA signal (see AMBA AXI and ACE Protocol Specification IHI0022D section A2.3).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_WDATA_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>256</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The width of the AWID, ARID, RID and BID signals (see AMBA AXI and ACE Protocol Specification IHI0022D section A2.2).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_ID_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>7</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The width of the AWUSER, ARUSER, WUSER, RUSER and BUSER signals (see AMBA AXI and ACE Protocol Specification IHI0022D section A8.3).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_USER_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>8</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description></description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_REGION_MAP_SIZE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>16</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The parameter 'index' is used to uniquely indentify VHDL BFM instances. It must be set to a different value for each VHDL BFM in the system. It is ignored for Verilog BFM instances</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>index</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>0</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Maximum Number of Outstanding Reads</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>READ_ISSUING_CAPABILITY</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>16</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Maximum Number of Outstanding Writes</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>WRITE_ISSUING_CAPABILITY</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>16</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Maximum Number of Outstanding Transactions</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>COMBINED_ISSUING_CAPABILITY</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>16</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWID signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWID</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWREGION signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWREGION</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWLEN signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWLEN</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWSIZE signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWSIZE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWBURST signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWBURST</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWLOCK signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWLOCK</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWCACHE signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWCACHE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>0</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWQOS signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWQOS</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable WSTRB signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_WSTRB</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable BID signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_BID</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable BRESP signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_BRESP</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARID signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARID</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARREGION signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARREGION</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARLEN signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARLEN</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARSIZE signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARSIZE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARBURST signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARBURST</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARLOCK signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARLOCK</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARCACHE signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARCACHE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>0</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARQOS signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARQOS</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable RID signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_RID</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable RRESP signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_RRESP</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable RLAST signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_RLAST</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable WUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_WUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable RUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_RUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable BUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_BUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>0</parameterValue>
    </hdlParameterDescriptorDefinition>
</hdlParameterDescriptorDefinitionList>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="altera_axi4_master" kind="altera_axi4_master" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>clock_sink</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value>reset_sink</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="trustzoneAware">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="wakeupSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="uniqueIdSupport">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="poison">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="traceSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingReads">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingWrites">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingTransactions">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readIssuingCapability">
    <type>java.lang.Integer</type>
    <value>16</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="writeIssuingCapability">
    <type>java.lang.Integer</type>
    <value>16</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="combinedIssuingCapability">
    <type>java.lang.Integer</type>
    <value>16</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="issuesINCRBursts">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="issuesWRAPBursts">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="issuesFIXEDBursts">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4</type>
   <isStart>true</isStart>
   <port>
    <name>AWVALID</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awvalid</role>
   </port>
   <port>
    <name>AWPROT</name>
    <direction>Output</direction>
    <width>3</width>
    <role>awprot</role>
   </port>
   <port>
    <name>AWREGION</name>
    <direction>Output</direction>
    <width>4</width>
    <role>awregion</role>
   </port>
   <port>
    <name>AWLEN</name>
    <direction>Output</direction>
    <width>8</width>
    <role>awlen</role>
   </port>
   <port>
    <name>AWSIZE</name>
    <direction>Output</direction>
    <width>3</width>
    <role>awsize</role>
   </port>
   <port>
    <name>AWBURST</name>
    <direction>Output</direction>
    <width>2</width>
    <role>awburst</role>
   </port>
   <port>
    <name>AWLOCK</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awlock</role>
   </port>
   <port>
    <name>AWQOS</name>
    <direction>Output</direction>
    <width>4</width>
    <role>awqos</role>
   </port>
   <port>
    <name>AWREADY</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awready</role>
   </port>
   <port>
    <name>ARVALID</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arvalid</role>
   </port>
   <port>
    <name>ARPROT</name>
    <direction>Output</direction>
    <width>3</width>
    <role>arprot</role>
   </port>
   <port>
    <name>ARREGION</name>
    <direction>Output</direction>
    <width>4</width>
    <role>arregion</role>
   </port>
   <port>
    <name>ARLEN</name>
    <direction>Output</direction>
    <width>8</width>
    <role>arlen</role>
   </port>
   <port>
    <name>ARSIZE</name>
    <direction>Output</direction>
    <width>3</width>
    <role>arsize</role>
   </port>
   <port>
    <name>ARBURST</name>
    <direction>Output</direction>
    <width>2</width>
    <role>arburst</role>
   </port>
   <port>
    <name>ARLOCK</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arlock</role>
   </port>
   <port>
    <name>ARQOS</name>
    <direction>Output</direction>
    <width>4</width>
    <role>arqos</role>
   </port>
   <port>
    <name>ARREADY</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arready</role>
   </port>
   <port>
    <name>RVALID</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rvalid</role>
   </port>
   <port>
    <name>RRESP</name>
    <direction>Input</direction>
    <width>2</width>
    <role>rresp</role>
   </port>
   <port>
    <name>RLAST</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rlast</role>
   </port>
   <port>
    <name>RREADY</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rready</role>
   </port>
   <port>
    <name>WVALID</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wvalid</role>
   </port>
   <port>
    <name>WLAST</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wlast</role>
   </port>
   <port>
    <name>WREADY</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wready</role>
   </port>
   <port>
    <name>BVALID</name>
    <direction>Input</direction>
    <width>1</width>
    <role>bvalid</role>
   </port>
   <port>
    <name>BRESP</name>
    <direction>Input</direction>
    <width>2</width>
    <role>bresp</role>
   </port>
   <port>
    <name>BREADY</name>
    <direction>Output</direction>
    <width>1</width>
    <role>bready</role>
   </port>
   <port>
    <name>AWADDR</name>
    <direction>Output</direction>
    <width>64</width>
    <role>awaddr</role>
   </port>
   <port>
    <name>AWID</name>
    <direction>Output</direction>
    <width>7</width>
    <role>awid</role>
   </port>
   <port>
    <name>AWUSER</name>
    <direction>Output</direction>
    <width>8</width>
    <role>awuser</role>
   </port>
   <port>
    <name>ARADDR</name>
    <direction>Output</direction>
    <width>64</width>
    <role>araddr</role>
   </port>
   <port>
    <name>ARID</name>
    <direction>Output</direction>
    <width>7</width>
    <role>arid</role>
   </port>
   <port>
    <name>ARUSER</name>
    <direction>Output</direction>
    <width>8</width>
    <role>aruser</role>
   </port>
   <port>
    <name>RUSER</name>
    <direction>Input</direction>
    <width>8</width>
    <role>ruser</role>
   </port>
   <port>
    <name>WUSER</name>
    <direction>Output</direction>
    <width>8</width>
    <role>wuser</role>
   </port>
   <port>
    <name>RDATA</name>
    <direction>Input</direction>
    <width>256</width>
    <role>rdata</role>
   </port>
   <port>
    <name>RID</name>
    <direction>Input</direction>
    <width>7</width>
    <role>rid</role>
   </port>
   <port>
    <name>WDATA</name>
    <direction>Output</direction>
    <width>256</width>
    <role>wdata</role>
   </port>
   <port>
    <name>WSTRB</name>
    <direction>Output</direction>
    <width>32</width>
    <role>wstrb</role>
   </port>
   <port>
    <name>BID</name>
    <direction>Input</direction>
    <width>7</width>
    <role>bid</role>
   </port>
   <memoryBlock>
    <isBridge>false</isBridge>
    <moduleName>intel_noc_initiator_0</moduleName>
    <slaveName>s0_axi4</slaveName>
    <name>intel_noc_initiator_0.s0_axi4</name>
    <baseAddress>0</baseAddress>
    <span>17592186044416</span>
   </memoryBlock>
  </interface>
  <interface name="clock_sink" kind="clock_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>false</isStart>
   <port>
    <name>ACLK</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="reset_sink" kind="reset_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>clock_sink</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>DEASSERT</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <isStart>false</isStart>
   <port>
    <name>ARESETn</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
 </module>
 <module
   name="mgc_axi4_master_1"
   kind="mgc_axi4_master"
   version="2020.1.0.1"
   path="mgc_axi4_master_1"
   hpath="mgc_axi4_master_1"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>altera_axi4_master</name>
                <type>axi4</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>AWVALID</name>
                        <role>awvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWPROT</name>
                        <role>awprot</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWREGION</name>
                        <role>awregion</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWLEN</name>
                        <role>awlen</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWSIZE</name>
                        <role>awsize</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWBURST</name>
                        <role>awburst</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWLOCK</name>
                        <role>awlock</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWQOS</name>
                        <role>awqos</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWREADY</name>
                        <role>awready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARVALID</name>
                        <role>arvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARPROT</name>
                        <role>arprot</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARREGION</name>
                        <role>arregion</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARLEN</name>
                        <role>arlen</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARSIZE</name>
                        <role>arsize</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARBURST</name>
                        <role>arburst</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARLOCK</name>
                        <role>arlock</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARQOS</name>
                        <role>arqos</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARREADY</name>
                        <role>arready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RVALID</name>
                        <role>rvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RRESP</name>
                        <role>rresp</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RLAST</name>
                        <role>rlast</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RREADY</name>
                        <role>rready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WVALID</name>
                        <role>wvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WLAST</name>
                        <role>wlast</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WREADY</name>
                        <role>wready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>BVALID</name>
                        <role>bvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>BRESP</name>
                        <role>bresp</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>BREADY</name>
                        <role>bready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWADDR</name>
                        <role>awaddr</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWID</name>
                        <role>awid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>AWUSER</name>
                        <role>awuser</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARADDR</name>
                        <role>araddr</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARID</name>
                        <role>arid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>ARUSER</name>
                        <role>aruser</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RUSER</name>
                        <role>ruser</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WUSER</name>
                        <role>wuser</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RDATA</name>
                        <role>rdata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>RID</name>
                        <role>rid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WDATA</name>
                        <role>wdata</role>
                        <direction>Output</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>WSTRB</name>
                        <role>wstrb</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>BID</name>
                        <role>bid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_sink</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_sink</value>
                        </entry>
                        <entry>
                            <key>trustzoneAware</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>wakeupSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>uniqueIdSupport</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>poison</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>traceSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingReads</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingWrites</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readIssuingCapability</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>writeIssuingCapability</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>combinedIssuingCapability</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>issuesINCRBursts</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>issuesWRAPBursts</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>issuesFIXEDBursts</key>
                            <value>true</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clock_sink</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ACLK</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset_sink</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ARESETn</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_sink</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>mgc_axi4_master</className>
        <version>2020.1.0.1</version>
        <displayName>Mentor Graphics AXI4 Master BFM (Intel FPGA Edition)</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>my_sys_mgc_axi4_master_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>my_sys_mgc_axi4_master_0</fileSetName>
            <fileSetFixedName>my_sys_mgc_axi4_master_0</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/my_sys/my_sys_mgc_axi4_master_0.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>altera_axi4_master</name>
            <type>axi4</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>AWVALID</name>
                    <role>awvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWPROT</name>
                    <role>awprot</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWREGION</name>
                    <role>awregion</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWLEN</name>
                    <role>awlen</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWSIZE</name>
                    <role>awsize</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWBURST</name>
                    <role>awburst</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWLOCK</name>
                    <role>awlock</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWQOS</name>
                    <role>awqos</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWREADY</name>
                    <role>awready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARVALID</name>
                    <role>arvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARPROT</name>
                    <role>arprot</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARREGION</name>
                    <role>arregion</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARLEN</name>
                    <role>arlen</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARSIZE</name>
                    <role>arsize</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARBURST</name>
                    <role>arburst</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARLOCK</name>
                    <role>arlock</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARQOS</name>
                    <role>arqos</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARREADY</name>
                    <role>arready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RVALID</name>
                    <role>rvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RRESP</name>
                    <role>rresp</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RLAST</name>
                    <role>rlast</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RREADY</name>
                    <role>rready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WVALID</name>
                    <role>wvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WLAST</name>
                    <role>wlast</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WREADY</name>
                    <role>wready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>BVALID</name>
                    <role>bvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>BRESP</name>
                    <role>bresp</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>BREADY</name>
                    <role>bready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWADDR</name>
                    <role>awaddr</role>
                    <direction>Output</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWID</name>
                    <role>awid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>AWUSER</name>
                    <role>awuser</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARADDR</name>
                    <role>araddr</role>
                    <direction>Output</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARID</name>
                    <role>arid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>ARUSER</name>
                    <role>aruser</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RUSER</name>
                    <role>ruser</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WUSER</name>
                    <role>wuser</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RDATA</name>
                    <role>rdata</role>
                    <direction>Input</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>RID</name>
                    <role>rid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WDATA</name>
                    <role>wdata</role>
                    <direction>Output</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>WSTRB</name>
                    <role>wstrb</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>BID</name>
                    <role>bid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock_sink</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_sink</value>
                    </entry>
                    <entry>
                        <key>trustzoneAware</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>wakeupSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>uniqueIdSupport</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>poison</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>traceSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingReads</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingWrites</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingTransactions</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readIssuingCapability</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>writeIssuingCapability</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>combinedIssuingCapability</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>issuesINCRBursts</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>issuesWRAPBursts</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>issuesFIXEDBursts</key>
                        <value>true</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clock_sink</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>ACLK</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset_sink</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>ARESETn</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock_sink</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList>
    <hdlParameterDescriptorDefinition>
        <description>The width of the AWADDR and ARADDR signals (see AMBA AXI and ACE Protocol Specification IHI0022D section A2.2).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_ADDRESS_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>64</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The width of the RDATA signal (see AMBA AXI and ACE Protocol Specification IHI0022D section A2.6).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_RDATA_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>256</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The width of the WDATA signal (see AMBA AXI and ACE Protocol Specification IHI0022D section A2.3).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_WDATA_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>256</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The width of the AWID, ARID, RID and BID signals (see AMBA AXI and ACE Protocol Specification IHI0022D section A2.2).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_ID_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>7</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The width of the AWUSER, ARUSER, WUSER, RUSER and BUSER signals (see AMBA AXI and ACE Protocol Specification IHI0022D section A8.3).</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_USER_WIDTH</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>8</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description></description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>AXI4_REGION_MAP_SIZE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>16</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>The parameter 'index' is used to uniquely indentify VHDL BFM instances. It must be set to a different value for each VHDL BFM in the system. It is ignored for Verilog BFM instances</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>index</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>0</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Maximum Number of Outstanding Reads</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>READ_ISSUING_CAPABILITY</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>16</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Maximum Number of Outstanding Writes</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>WRITE_ISSUING_CAPABILITY</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>16</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Maximum Number of Outstanding Transactions</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>COMBINED_ISSUING_CAPABILITY</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>16</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWID signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWID</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWREGION signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWREGION</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWLEN signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWLEN</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWSIZE signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWSIZE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWBURST signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWBURST</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWLOCK signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWLOCK</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWCACHE signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWCACHE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>0</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWQOS signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWQOS</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable WSTRB signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_WSTRB</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable BID signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_BID</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable BRESP signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_BRESP</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARID signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARID</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARREGION signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARREGION</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARLEN signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARLEN</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARSIZE signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARSIZE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARBURST signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARBURST</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARLOCK signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARLOCK</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARCACHE signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARCACHE</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>0</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARQOS signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARQOS</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable RID signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_RID</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable RRESP signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_RRESP</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable RLAST signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_RLAST</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable AWUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_AWUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable ARUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_ARUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable WUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_WUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable RUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_RUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>Enable BUSER signal</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth></parameterHdlWidth>
        <parameterName>USE_BUSER</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>0</parameterValue>
    </hdlParameterDescriptorDefinition>
</hdlParameterDescriptorDefinitionList>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="altera_axi4_master" kind="altera_axi4_master" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>clock_sink</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value>reset_sink</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="trustzoneAware">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="wakeupSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="uniqueIdSupport">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="poison">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="traceSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingReads">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingWrites">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingTransactions">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readIssuingCapability">
    <type>java.lang.Integer</type>
    <value>16</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="writeIssuingCapability">
    <type>java.lang.Integer</type>
    <value>16</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="combinedIssuingCapability">
    <type>java.lang.Integer</type>
    <value>16</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="issuesINCRBursts">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="issuesWRAPBursts">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="issuesFIXEDBursts">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4</type>
   <isStart>true</isStart>
   <port>
    <name>AWVALID</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awvalid</role>
   </port>
   <port>
    <name>AWPROT</name>
    <direction>Output</direction>
    <width>3</width>
    <role>awprot</role>
   </port>
   <port>
    <name>AWREGION</name>
    <direction>Output</direction>
    <width>4</width>
    <role>awregion</role>
   </port>
   <port>
    <name>AWLEN</name>
    <direction>Output</direction>
    <width>8</width>
    <role>awlen</role>
   </port>
   <port>
    <name>AWSIZE</name>
    <direction>Output</direction>
    <width>3</width>
    <role>awsize</role>
   </port>
   <port>
    <name>AWBURST</name>
    <direction>Output</direction>
    <width>2</width>
    <role>awburst</role>
   </port>
   <port>
    <name>AWLOCK</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awlock</role>
   </port>
   <port>
    <name>AWQOS</name>
    <direction>Output</direction>
    <width>4</width>
    <role>awqos</role>
   </port>
   <port>
    <name>AWREADY</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awready</role>
   </port>
   <port>
    <name>ARVALID</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arvalid</role>
   </port>
   <port>
    <name>ARPROT</name>
    <direction>Output</direction>
    <width>3</width>
    <role>arprot</role>
   </port>
   <port>
    <name>ARREGION</name>
    <direction>Output</direction>
    <width>4</width>
    <role>arregion</role>
   </port>
   <port>
    <name>ARLEN</name>
    <direction>Output</direction>
    <width>8</width>
    <role>arlen</role>
   </port>
   <port>
    <name>ARSIZE</name>
    <direction>Output</direction>
    <width>3</width>
    <role>arsize</role>
   </port>
   <port>
    <name>ARBURST</name>
    <direction>Output</direction>
    <width>2</width>
    <role>arburst</role>
   </port>
   <port>
    <name>ARLOCK</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arlock</role>
   </port>
   <port>
    <name>ARQOS</name>
    <direction>Output</direction>
    <width>4</width>
    <role>arqos</role>
   </port>
   <port>
    <name>ARREADY</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arready</role>
   </port>
   <port>
    <name>RVALID</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rvalid</role>
   </port>
   <port>
    <name>RRESP</name>
    <direction>Input</direction>
    <width>2</width>
    <role>rresp</role>
   </port>
   <port>
    <name>RLAST</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rlast</role>
   </port>
   <port>
    <name>RREADY</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rready</role>
   </port>
   <port>
    <name>WVALID</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wvalid</role>
   </port>
   <port>
    <name>WLAST</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wlast</role>
   </port>
   <port>
    <name>WREADY</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wready</role>
   </port>
   <port>
    <name>BVALID</name>
    <direction>Input</direction>
    <width>1</width>
    <role>bvalid</role>
   </port>
   <port>
    <name>BRESP</name>
    <direction>Input</direction>
    <width>2</width>
    <role>bresp</role>
   </port>
   <port>
    <name>BREADY</name>
    <direction>Output</direction>
    <width>1</width>
    <role>bready</role>
   </port>
   <port>
    <name>AWADDR</name>
    <direction>Output</direction>
    <width>64</width>
    <role>awaddr</role>
   </port>
   <port>
    <name>AWID</name>
    <direction>Output</direction>
    <width>7</width>
    <role>awid</role>
   </port>
   <port>
    <name>AWUSER</name>
    <direction>Output</direction>
    <width>8</width>
    <role>awuser</role>
   </port>
   <port>
    <name>ARADDR</name>
    <direction>Output</direction>
    <width>64</width>
    <role>araddr</role>
   </port>
   <port>
    <name>ARID</name>
    <direction>Output</direction>
    <width>7</width>
    <role>arid</role>
   </port>
   <port>
    <name>ARUSER</name>
    <direction>Output</direction>
    <width>8</width>
    <role>aruser</role>
   </port>
   <port>
    <name>RUSER</name>
    <direction>Input</direction>
    <width>8</width>
    <role>ruser</role>
   </port>
   <port>
    <name>WUSER</name>
    <direction>Output</direction>
    <width>8</width>
    <role>wuser</role>
   </port>
   <port>
    <name>RDATA</name>
    <direction>Input</direction>
    <width>256</width>
    <role>rdata</role>
   </port>
   <port>
    <name>RID</name>
    <direction>Input</direction>
    <width>7</width>
    <role>rid</role>
   </port>
   <port>
    <name>WDATA</name>
    <direction>Output</direction>
    <width>256</width>
    <role>wdata</role>
   </port>
   <port>
    <name>WSTRB</name>
    <direction>Output</direction>
    <width>32</width>
    <role>wstrb</role>
   </port>
   <port>
    <name>BID</name>
    <direction>Input</direction>
    <width>7</width>
    <role>bid</role>
   </port>
   <memoryBlock>
    <isBridge>false</isBridge>
    <moduleName>intel_noc_initiator_0</moduleName>
    <slaveName>s1_axi4</slaveName>
    <name>intel_noc_initiator_0.s1_axi4</name>
    <baseAddress>0</baseAddress>
    <span>17592186044416</span>
   </memoryBlock>
  </interface>
  <interface name="clock_sink" kind="clock_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <isStart>false</isStart>
   <port>
    <name>ACLK</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="reset_sink" kind="reset_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>clock_sink</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>DEASSERT</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <isStart>false</isStart>
   <port>
    <name>ARESETn</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
 </module>
 <module
   name="noc_reset"
   kind="altera_reset_bridge"
   version="19.2.0"
   entity="noc_reset"
   library="noc_reset"
   path="noc_reset"
   hpath="noc_reset"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>in_reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_reset</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_reset</name>
                        <role>reset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                            <value>in_reset</value>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>in_reset</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_reset_bridge</className>
        <version>19.2.0</version>
        <displayName>Reset Bridge Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>-1</parameterDefaultValue>
                <parameterName>AUTO_CLK_CLOCK_RATE</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>noc_reset</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>noc_reset</fileSetName>
            <fileSetFixedName>noc_reset</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>noc_reset</fileSetName>
            <fileSetFixedName>noc_reset</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>noc_reset</fileSetName>
            <fileSetFixedName>noc_reset</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>noc_reset</fileSetName>
            <fileSetFixedName>noc_reset</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>noc_reset</fileSetName>
            <fileSetFixedName>noc_reset</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/my_sys/noc_reset.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>in_reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>in_reset</name>
                    <role>reset</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>out_reset</name>
            <type>reset</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>out_reset</name>
                    <role>reset</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedDirectReset</key>
                        <value>in_reset</value>
                    </entry>
                    <entry>
                        <key>associatedResetSinks</key>
                        <value>in_reset</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE">
   <type>java.lang.Long</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
   <sysinfo_arg>clk</sysinfo_arg>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>AGMF039R47A2E2VR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="in_reset" kind="reset_sink" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>NONE</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <isStart>false</isStart>
   <port>
    <name>in_reset</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset</role>
   </port>
  </interface>
  <interface name="out_reset" kind="reset_source" version="23.3">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedDirectReset">
    <type>java.lang.String</type>
    <value>in_reset</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedResetSinks">
    <type>[Ljava.lang.String;</type>
    <value>in_reset</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>NONE</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <isStart>true</isStart>
   <port>
    <name>out_reset</name>
    <direction>Output</direction>
    <width>1</width>
    <role>reset</role>
   </port>
  </interface>
 </module>
 <connection
   name="mgc_axi4_master_0.altera_axi4_master/intel_noc_initiator_0.s0_axi4"
   kind="avalon"
   version="23.3"
   start="mgc_axi4_master_0.altera_axi4_master"
   end="intel_noc_initiator_0.s0_axi4">
  <parameter name="arbitrationPriority">
   <type>int</type>
   <value>1</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="baseAddress">
   <type>java.math.BigInteger</type>
   <value>0x0000</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultConnection">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="domainAlias">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="slaveDataWidthSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>MAX_SLAVE_DATA_WIDTH</sysinfo_type>
  </parameter>
  <parameter name="addressMapSysInfo">
   <type>com.altera.entityinterfaces.moduleext.AddressMap</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>ADDRESS_MAP</sysinfo_type>
  </parameter>
  <parameter name="addressWidthSysInfo">
   <type>com.altera.entityinterfaces.moduleext.AddressWidthType</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>ADDRESS_WIDTH</sysinfo_type>
  </parameter>
  <parameter name="qsys_mm.piplineType">
   <type>java.lang.String</type>
   <value>PIPELINE_STAGE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableAllPipelines">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.maxAdditionalLatency">
   <type>java.lang.String</type>
   <value>1</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.clockCrossingAdapter">
   <type>java.lang.String</type>
   <value>HANDSHAKE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.insertDefaultSlave">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableInstrumentation">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.interconnectResetSource">
   <type>java.lang.String</type>
   <value>DEFAULT</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.burstAdapterImplementation">
   <type>java.lang.String</type>
   <value>GENERIC_CONVERTER</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.widthAdapterImplementation">
   <type>java.lang.String</type>
   <value>GENERIC_CONVERTER</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableEccProtection">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.interconnectType">
   <type>java.lang.String</type>
   <value>STANDARD</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.syncResets">
   <type>java.lang.String</type>
   <value>TRUE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.optimizeRdFifoSize">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.responseFifoType">
   <type>java.lang.String</type>
   <value>REGISTER_BASED</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableOutOfOrderSupport">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>mgc_axi4_master_0</startModule>
  <startConnectionPoint>altera_axi4_master</startConnectionPoint>
  <endModule>intel_noc_initiator_0</endModule>
  <endConnectionPoint>s0_axi4</endConnectionPoint>
 </connection>
 <connection
   name="mgc_axi4_master_1.altera_axi4_master/intel_noc_initiator_0.s1_axi4"
   kind="avalon"
   version="23.3"
   start="mgc_axi4_master_1.altera_axi4_master"
   end="intel_noc_initiator_0.s1_axi4">
  <parameter name="arbitrationPriority">
   <type>int</type>
   <value>1</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="baseAddress">
   <type>java.math.BigInteger</type>
   <value>0x0000</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultConnection">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="domainAlias">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="slaveDataWidthSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>MAX_SLAVE_DATA_WIDTH</sysinfo_type>
  </parameter>
  <parameter name="addressMapSysInfo">
   <type>com.altera.entityinterfaces.moduleext.AddressMap</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>ADDRESS_MAP</sysinfo_type>
  </parameter>
  <parameter name="addressWidthSysInfo">
   <type>com.altera.entityinterfaces.moduleext.AddressWidthType</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>ADDRESS_WIDTH</sysinfo_type>
  </parameter>
  <parameter name="qsys_mm.piplineType">
   <type>java.lang.String</type>
   <value>PIPELINE_STAGE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableAllPipelines">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.maxAdditionalLatency">
   <type>java.lang.String</type>
   <value>1</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.clockCrossingAdapter">
   <type>java.lang.String</type>
   <value>HANDSHAKE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.insertDefaultSlave">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableInstrumentation">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.interconnectResetSource">
   <type>java.lang.String</type>
   <value>DEFAULT</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.burstAdapterImplementation">
   <type>java.lang.String</type>
   <value>GENERIC_CONVERTER</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.widthAdapterImplementation">
   <type>java.lang.String</type>
   <value>GENERIC_CONVERTER</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableEccProtection">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.interconnectType">
   <type>java.lang.String</type>
   <value>STANDARD</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.syncResets">
   <type>java.lang.String</type>
   <value>TRUE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.optimizeRdFifoSize">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.responseFifoType">
   <type>java.lang.String</type>
   <value>REGISTER_BASED</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableOutOfOrderSupport">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>mgc_axi4_master_1</startModule>
  <startConnectionPoint>altera_axi4_master</startConnectionPoint>
  <endModule>intel_noc_initiator_0</endModule>
  <endConnectionPoint>s1_axi4</endConnectionPoint>
 </connection>
 <connection
   name="clk100.out_clk/iopll_0.refclk"
   kind="clock"
   version="23.3"
   start="clk100.out_clk"
   end="iopll_0.refclk">
  <parameter name="clockRateSysInfo">
   <type>java.lang.Long</type>
   <value>100000000</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>clk100</startModule>
  <startConnectionPoint>out_clk</startConnectionPoint>
  <endModule>iopll_0</endModule>
  <endConnectionPoint>refclk</endConnectionPoint>
 </connection>
 <connection
   name="clk100.out_clk/intel_noc_clock_ctrl_0.refclk"
   kind="clock"
   version="23.3"
   start="clk100.out_clk"
   end="intel_noc_clock_ctrl_0.refclk">
  <parameter name="clockRateSysInfo">
   <type>java.lang.Long</type>
   <value>100000000</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>clk100</startModule>
  <startConnectionPoint>out_clk</startConnectionPoint>
  <endModule>intel_noc_clock_ctrl_0</endModule>
  <endConnectionPoint>refclk</endConnectionPoint>
 </connection>
 <connection
   name="iopll_0.outclk0/mgc_axi4_master_0.clock_sink"
   kind="clock"
   version="23.3"
   start="iopll_0.outclk0"
   end="mgc_axi4_master_0.clock_sink">
  <parameter name="clockRateSysInfo">
   <type>java.lang.Long</type>
   <value>250000000</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>iopll_0</startModule>
  <startConnectionPoint>outclk0</startConnectionPoint>
  <endModule>mgc_axi4_master_0</endModule>
  <endConnectionPoint>clock_sink</endConnectionPoint>
 </connection>
 <connection
   name="iopll_0.outclk0/mgc_axi4_master_1.clock_sink"
   kind="clock"
   version="23.3"
   start="iopll_0.outclk0"
   end="mgc_axi4_master_1.clock_sink">
  <parameter name="clockRateSysInfo">
   <type>java.lang.Long</type>
   <value>250000000</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>iopll_0</startModule>
  <startConnectionPoint>outclk0</startConnectionPoint>
  <endModule>mgc_axi4_master_1</endModule>
  <endConnectionPoint>clock_sink</endConnectionPoint>
 </connection>
 <connection
   name="iopll_0.outclk0/hbm_fp_0.fabric_clk"
   kind="clock"
   version="23.3"
   start="iopll_0.outclk0"
   end="hbm_fp_0.fabric_clk">
  <parameter name="clockRateSysInfo">
   <type>java.lang.Long</type>
   <value>250000000</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>iopll_0</startModule>
  <startConnectionPoint>outclk0</startConnectionPoint>
  <endModule>hbm_fp_0</endModule>
  <endConnectionPoint>fabric_clk</endConnectionPoint>
 </connection>
 <connection
   name="iopll_0.outclk0/intel_noc_initiator_0.s_axi4_aclk"
   kind="clock"
   version="23.3"
   start="iopll_0.outclk0"
   end="intel_noc_initiator_0.s_axi4_aclk">
  <parameter name="clockRateSysInfo">
   <type>java.lang.Long</type>
   <value>250000000</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>iopll_0</startModule>
  <startConnectionPoint>outclk0</startConnectionPoint>
  <endModule>intel_noc_initiator_0</endModule>
  <endConnectionPoint>s_axi4_aclk</endConnectionPoint>
 </connection>
 <connection
   name="iopll_0.outclk1/hbm_fp_0.uibpll_refclk"
   kind="clock"
   version="23.3"
   start="iopll_0.outclk1"
   end="hbm_fp_0.uibpll_refclk">
  <parameter name="clockRateSysInfo">
   <type>java.lang.Long</type>
   <value>100000000</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RATE</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>iopll_0</startModule>
  <startConnectionPoint>outclk1</startConnectionPoint>
  <endModule>hbm_fp_0</endModule>
  <endConnectionPoint>uibpll_refclk</endConnectionPoint>
 </connection>
 <connection
   name="axi_reset.out_reset/hbm_fp_0.hbm_reset_n"
   kind="reset"
   version="23.3"
   start="axi_reset.out_reset"
   end="hbm_fp_0.hbm_reset_n">
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>axi_reset</startModule>
  <startConnectionPoint>out_reset</startConnectionPoint>
  <endModule>hbm_fp_0</endModule>
  <endConnectionPoint>hbm_reset_n</endConnectionPoint>
 </connection>
 <connection
   name="axi_reset.out_reset/mgc_axi4_master_0.reset_sink"
   kind="reset"
   version="23.3"
   start="axi_reset.out_reset"
   end="mgc_axi4_master_0.reset_sink">
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>axi_reset</startModule>
  <startConnectionPoint>out_reset</startConnectionPoint>
  <endModule>mgc_axi4_master_0</endModule>
  <endConnectionPoint>reset_sink</endConnectionPoint>
 </connection>
 <connection
   name="axi_reset.out_reset/mgc_axi4_master_1.reset_sink"
   kind="reset"
   version="23.3"
   start="axi_reset.out_reset"
   end="mgc_axi4_master_1.reset_sink">
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>axi_reset</startModule>
  <startConnectionPoint>out_reset</startConnectionPoint>
  <endModule>mgc_axi4_master_1</endModule>
  <endConnectionPoint>reset_sink</endConnectionPoint>
 </connection>
 <connection
   name="noc_reset.out_reset/intel_noc_initiator_0.s_axi4_aresetn"
   kind="reset"
   version="23.3"
   start="noc_reset.out_reset"
   end="intel_noc_initiator_0.s_axi4_aresetn">
  <parameter name="resetDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockDomainSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  </parameter>
  <parameter name="clockResetSysInfo">
   <type>java.lang.String</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>CLOCK_RESET_INFO</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>noc_reset</startModule>
  <startConnectionPoint>out_reset</startConnectionPoint>
  <endModule>intel_noc_initiator_0</endModule>
  <endConnectionPoint>s_axi4_aresetn</endConnectionPoint>
 </connection>
 <plugin>
  <instanceCount>9</instanceCount>
  <name>altera_generic_component</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype></subtype>
  <displayName>Generic Component</displayName>
  <version>1.0</version>
 </plugin>
 <plugin>
  <instanceCount>7</instanceCount>
  <name>reset_sink</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Reset Input</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>2</instanceCount>
  <name>reset_source</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Reset Output</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>8</instanceCount>
  <name>clock_sink</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Clock Input</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>3</instanceCount>
  <name>clock_source</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Clock Output</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>11</instanceCount>
  <name>conduit_end</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Conduit</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>4</instanceCount>
  <name>axi4noc_subordinate</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>AXI4 NoC Subordinate</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>2</instanceCount>
  <name>axi4noc_manager</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>AXI4 NoC Manager</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>2</instanceCount>
  <name>altera_axi4_slave</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>AXI4 Subordinate</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>2</instanceCount>
  <name>altera_axi4_master</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>AXI4 Manager</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>2</instanceCount>
  <name>avalon</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IConnection</subtype>
  <displayName>Avalon Memory Mapped Connection</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>7</instanceCount>
  <name>clock</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IConnection</subtype>
  <displayName>Clock Connection</displayName>
  <version>23.3</version>
 </plugin>
 <plugin>
  <instanceCount>4</instanceCount>
  <name>reset</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IConnection</subtype>
  <displayName>Reset Connection</displayName>
  <version>23.3</version>
 </plugin>
 <reportVersion>23.3 104</reportVersion>
 <uniqueIdentifier></uniqueIdentifier>
</EnsembleReport>
