;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 100
	MOV <-0, -800
	ADD #270, <1
	MOV -66, <-20
	JMP 300, 97
	ADD #270, <1
	JMZ 0, 908
	SUB 12, 10
	DJN 0, -40
	JMZ 0, 908
	JMZ 0, 908
	SLT 20, @12
	SUB @-127, 100
	DJN -1, @-20
	SUB @121, 108
	DJN @121, -103
	SUB @121, 103
	SLT -1, <-20
	SUB @121, 103
	JMP -1, @-20
	JMP -1, @-20
	CMP #662, @200
	DJN -1, @-20
	SLT 30, 9
	SUB #662, @200
	ADD #270, <1
	SLT 50, 939
	JMP <415, 21
	DJN -1, @-20
	JMP <415, 21
	SUB @121, 106
	SUB -207, <-120
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SPL 0, <402
	CMP -207, <-120
	JMP 12, @10
	DJN 0, -40
	JMP 12, @10
	SUB 300, 90
	SLT 51, @539
	SPL 0, <402
	DJN -1, @-20
	SUB #12, @200
	DJN -1, @-20
	MOV -7, <-20
	JMP 300, 97
	MOV -66, <-20
