# do Counter6.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Counter6
# 
# Top level modules:
# 	Counter6
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Counter6_vlg_sample_tst
# -- Compiling module Counter6_vlg_check_tst
# -- Compiling module Counter6_vlg_vec_tst
# 
# Top level modules:
# 	Counter6_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.Counter6_vlg_vec_tst 
# Loading work.Counter6_vlg_vec_tst
# Loading work.Counter6
# Loading altera_ver.dffeas
# Loading work.Counter6_vlg_sample_tst
# Loading work.Counter6_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port SG_0[2] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0100100
# ERROR! Vector Mismatch for output port SG_0[5] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0100100
# ERROR! Vector Mismatch for output port SG_1[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port SG_2[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port SG_0[4] :: @time = 1020000.000 ps
#      Expected value = 0000000
#      Real value = 0110000
# ERROR! Vector Mismatch for output port SG_0[0] :: @time = 1040000.000 ps
#      Expected value = 0000000
#      Real value = 0011001
# ERROR! Vector Mismatch for output port SG_0[3] :: @time = 1040000.000 ps
#      Expected value = 0000000
#      Real value = 0011001
# ERROR! Vector Mismatch for output port SG_0[1] :: @time = 1060000.000 ps
#      Expected value = 0000000
#      Real value = 0010010
# ERROR! Vector Mismatch for output port SG_0[6] :: @time = 1100000.000 ps
#      Expected value = 0000000
#      Real value = 1111000
# ERROR! Vector Mismatch for output port SG_1[0] :: @time = 1160000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG_1[3] :: @time = 1160000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG_1[4] :: @time = 1160000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG_1[5] :: @time = 1160000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
#          13 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform1.vwf.vt(577)
#    Time: 20 us  Iteration: 0  Instance: /Counter6_vlg_vec_tst/tb_out
