Analysis & Synthesis report for DE10_Lite
Fri May 24 17:45:41 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Physical Synthesis Netlist Optimizations
 17. Multiplexer Restructuring Statistics (No Restructuring Performed)
 18. Source assignments for Top-level Entity: |DE10_Lite
 19. Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys
 20. Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
 21. Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 22. Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 23. Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 24. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Source assignments for sld_signaltap:auto_signaltap_0
 29. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0
 30. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 31. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 32. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 33. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 34. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 35. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 36. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 37. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 38. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller
 39. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001
 42. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 46. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 48. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 50. scfifo Parameter Settings by Entity Instance
 51. lpm_mult Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_3"
 53. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_2"
 54. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_1"
 55. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v"
 56. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_ch"
 57. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001"
 58. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 59. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller"
 60. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 61. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 62. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1"
 63. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys"
 64. Port Connectivity Checks: "adc_qsys:u0"
 65. Signal Tap Logic Analyzer Settings
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 68. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 69. Elapsed Time Per Partition
 70. Connections to In-System Debugging Instance "auto_signaltap_0"
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 24 17:45:41 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; DE10_Lite                                      ;
; Top-level Entity Name              ; DE10_Lite                                      ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 2,022                                          ;
;     Total combinational functions  ; 1,517                                          ;
;     Dedicated logic registers      ; 951                                            ;
; Total registers                    ; 951                                            ;
; Total pins                         ; 187                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 63,488                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10_Lite          ; DE10_Lite          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; adc_qsys/synthesis/adc_qsys.v                                          ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/adc_qsys.v                                          ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_reset_controller.v                ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_reset_controller.v                ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; adc_qsys    ;
; adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; adc_qsys    ;
; adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; adc_qsys    ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc_qsys    ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc_qsys    ;
; adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; yes             ; User Verilog HDL File                        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; adc_qsys    ;
; de10_lite.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v                                                            ;             ;
; altera_std_synchronizer.v                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                              ;             ;
; scfifo.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                             ;             ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                          ;             ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                           ;             ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                           ;             ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                           ;             ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                           ;             ;
; aglobal231.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                         ;             ;
; db/scfifo_ds61.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/scfifo_ds61.tdf                                                     ;             ;
; db/a_dpfifo_3o41.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/a_dpfifo_3o41.tdf                                                   ;             ;
; db/a_fefifo_c6e.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/a_fefifo_c6e.tdf                                                    ;             ;
; db/cntr_337.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_337.tdf                                                        ;             ;
; db/altsyncram_rqn1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf                                                 ;             ;
; db/cntr_n2b.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_n2b.tdf                                                        ;             ;
; seg7_lut.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/seg7_lut.v                                                             ;             ;
; sld_signaltap.vhd                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                      ;             ;
; sld_signaltap_impl.vhd                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                 ;             ;
; sld_ela_control.vhd                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                    ;             ;
; lpm_shiftreg.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                       ;             ;
; lpm_constant.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                       ;             ;
; dffeea.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                             ;             ;
; sld_mbpmg.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                           ;             ;
; sld_buffer_manager.vhd                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                 ;             ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                         ;             ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;             ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                            ;             ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                         ;             ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;             ;
; altrom.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                             ;             ;
; altram.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                             ;             ;
; altdpram.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                           ;             ;
; db/altsyncram_gl14.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_gl14.tdf                                                 ;             ;
; altdpram.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                           ;             ;
; memmodes.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                         ;             ;
; a_hdffe.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                            ;             ;
; alt_le_rden_reg.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                    ;             ;
; altsyncram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                         ;             ;
; lpm_mux.tdf                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                            ;             ;
; muxlut.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                                             ;             ;
; bypassff.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                           ;             ;
; altshift.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                           ;             ;
; db/mux_h7c.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/mux_h7c.tdf                                                         ;             ;
; lpm_decode.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                         ;             ;
; declut.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                                             ;             ;
; lpm_compare.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                        ;             ;
; db/decode_3af.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/decode_3af.tdf                                                      ;             ;
; lpm_counter.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                        ;             ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;             ;
; cmpconst.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                           ;             ;
; lpm_counter.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                        ;             ;
; alt_counter_stratix.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                ;             ;
; db/cntr_3rh.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_3rh.tdf                                                        ;             ;
; db/cmpr_hrb.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cmpr_hrb.tdf                                                        ;             ;
; db/cntr_6ki.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_6ki.tdf                                                        ;             ;
; db/cntr_4rh.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_4rh.tdf                                                        ;             ;
; db/cntr_odi.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_odi.tdf                                                        ;             ;
; db/cmpr_drb.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cmpr_drb.tdf                                                        ;             ;
; sld_rom_sr.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                      ;             ;
; sld_hub.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                            ; altera_sld  ;
; db/ip/sld78a6c0c4/alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v                 ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                       ;             ;
; lpm_divide.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                         ;             ;
; abs_divider.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                        ;             ;
; sign_div_unsign.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                    ;             ;
; db/lpm_divide_ltl.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/lpm_divide_ltl.tdf                                                  ;             ;
; db/sign_div_unsign_nlh.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/sign_div_unsign_nlh.tdf                                             ;             ;
; db/alt_u_div_ohe.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/alt_u_div_ohe.tdf                                                   ;             ;
; db/add_sub_t3c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/add_sub_t3c.tdf                                                     ;             ;
; db/add_sub_u3c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/add_sub_u3c.tdf                                                     ;             ;
; db/lpm_divide_otl.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/lpm_divide_otl.tdf                                                  ;             ;
; db/sign_div_unsign_qlh.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/sign_div_unsign_qlh.tdf                                             ;             ;
; db/alt_u_div_uhe.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/alt_u_div_uhe.tdf                                                   ;             ;
; db/lpm_divide_2vl.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/lpm_divide_2vl.tdf                                                  ;             ;
; db/sign_div_unsign_4nh.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/sign_div_unsign_4nh.tdf                                             ;             ;
; db/alt_u_div_ike.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/alt_u_div_ike.tdf                                                   ;             ;
; lpm_mult.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                           ;             ;
; multcore.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                           ;             ;
; multcore.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf                                           ;             ;
; csa_add.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/csa_add.inc                                            ;             ;
; mpar_add.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.inc                                           ;             ;
; muleabz.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muleabz.inc                                            ;             ;
; mul_lfrg.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mul_lfrg.inc                                           ;             ;
; mul_boothc.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mul_boothc.inc                                         ;             ;
; alt_ded_mult.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                                       ;             ;
; alt_ded_mult_y.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                     ;             ;
; dffpipe.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffpipe.inc                                            ;             ;
; mpar_add.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf                                           ;             ;
; lpm_add_sub.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                        ;             ;
; addcore.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/addcore.inc                                            ;             ;
; look_add.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/look_add.inc                                           ;             ;
; alt_stratix_add_sub.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                ;             ;
; db/add_sub_frg.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/add_sub_frg.tdf                                                     ;             ;
; db/add_sub_arg.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/add_sub_arg.tdf                                                     ;             ;
; altshift.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.tdf                                           ;             ;
; db/lpm_divide_7vl.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/lpm_divide_7vl.tdf                                                  ;             ;
; db/sign_div_unsign_9nh.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/sign_div_unsign_9nh.tdf                                             ;             ;
; db/alt_u_div_ske.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/alt_u_div_ske.tdf                                                   ;             ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,022                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 1517                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 468                                                                                             ;
;     -- 3 input functions                    ; 514                                                                                             ;
;     -- <=2 input functions                  ; 535                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 1127                                                                                            ;
;     -- arithmetic mode                      ; 390                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 951                                                                                             ;
;     -- Dedicated logic registers            ; 951                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 187                                                                                             ;
; Total memory bits                           ; 63488                                                                                           ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 567                                                                                             ;
; Total fan-out                               ; 8379                                                                                            ;
; Average fan-out                             ; 2.83                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |DE10_Lite                                                                                                                              ; 1517 (29)           ; 951 (30)                  ; 63488       ; 0          ; 0            ; 0       ; 0         ; 187  ; 0            ; 0          ; |DE10_Lite                                                                                                                                                                                                                                                                                                                                            ; DE10_Lite                              ; work         ;
;    |SEG7_LUT:SEG7_LUT_ch|                                                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_ch                                                                                                                                                                                                                                                                                                                       ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v_1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_v_1                                                                                                                                                                                                                                                                                                                      ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v_2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_v_2                                                                                                                                                                                                                                                                                                                      ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v_3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_v_3                                                                                                                                                                                                                                                                                                                      ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v|                                                                                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_v                                                                                                                                                                                                                                                                                                                        ; SEG7_LUT                               ; work         ;
;    |adc_qsys:u0|                                                                                                                        ; 65 (0)              ; 71 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0                                                                                                                                                                                                                                                                                                                                ; adc_qsys                               ; adc_qsys     ;
;       |adc_qsys_altpll_sys:altpll_sys|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                                                                                                                                                                 ; adc_qsys_altpll_sys                    ; adc_qsys     ;
;          |adc_qsys_altpll_sys_altpll_6b92:sd1|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1                                                                                                                                                                                                                                                             ; adc_qsys_altpll_sys_altpll_6b92        ; adc_qsys     ;
;       |adc_qsys_modular_adc_0:modular_adc_0|                                                                                            ; 65 (0)              ; 68 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                                           ; adc_qsys_modular_adc_0                 ; adc_qsys     ;
;          |altera_modular_adc_control:control_internal|                                                                                  ; 65 (0)              ; 68 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                               ; altera_modular_adc_control             ; adc_qsys     ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                                                                              ; 54 (54)             ; 68 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                                  ; altera_modular_adc_control_fsm         ; adc_qsys     ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                                                   ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|                                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                                       ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                                 ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                                     ; fiftyfivenm_adcblock_top_wrapper       ; adc_qsys     ;
;                |chsel_code_converter_sw_to_hw:decoder|                                                                                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                                               ; chsel_code_converter_sw_to_hw          ; adc_qsys     ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                                            ; fiftyfivenm_adcblock_primitive_wrapper ; adc_qsys     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; altera_reset_controller                ; adc_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer              ; adc_qsys     ;
;    |lpm_divide:Div0|                                                                                                                    ; 409 (0)             ; 33 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                             ; work         ;
;       |lpm_divide_7vl:auto_generated|                                                                                                   ; 409 (0)             ; 33 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div0|lpm_divide_7vl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_7vl                         ; work         ;
;          |sign_div_unsign_9nh:divider|                                                                                                  ; 409 (0)             ; 33 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_9nh                    ; work         ;
;             |alt_u_div_ske:divider|                                                                                                     ; 409 (409)           ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider                                                                                                                                                                                                                                            ; alt_u_div_ske                          ; work         ;
;    |lpm_divide:Div3|                                                                                                                    ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                            ; lpm_divide                             ; work         ;
;       |lpm_divide_2vl:auto_generated|                                                                                                   ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div3|lpm_divide_2vl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_2vl                         ; work         ;
;          |sign_div_unsign_4nh:divider|                                                                                                  ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_4nh                    ; work         ;
;             |alt_u_div_ike:divider|                                                                                                     ; 83 (83)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider                                                                                                                                                                                                                                            ; alt_u_div_ike                          ; work         ;
;    |lpm_divide:Div5|                                                                                                                    ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div5                                                                                                                                                                                                                                                                                                                            ; lpm_divide                             ; work         ;
;       |lpm_divide_otl:auto_generated|                                                                                                   ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div5|lpm_divide_otl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_otl                         ; work         ;
;          |sign_div_unsign_qlh:divider|                                                                                                  ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_qlh                    ; work         ;
;             |alt_u_div_uhe:divider|                                                                                                     ; 120 (120)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider                                                                                                                                                                                                                                            ; alt_u_div_uhe                          ; work         ;
;    |lpm_divide:Div6|                                                                                                                    ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div6                                                                                                                                                                                                                                                                                                                            ; lpm_divide                             ; work         ;
;       |lpm_divide_ltl:auto_generated|                                                                                                   ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div6|lpm_divide_ltl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_ltl                         ; work         ;
;          |sign_div_unsign_nlh:divider|                                                                                                  ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_nlh                    ; work         ;
;             |alt_u_div_ohe:divider|                                                                                                     ; 120 (120)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                                                            ; alt_u_div_ohe                          ; work         ;
;    |lpm_mult:Mult0|                                                                                                                     ; 66 (0)              ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                             ; lpm_mult                               ; work         ;
;       |multcore:mult_core|                                                                                                              ; 66 (27)             ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                          ; multcore                               ; work         ;
;          |mpar_add:padder|                                                                                                              ; 39 (0)              ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                          ; mpar_add                               ; work         ;
;             |lpm_add_sub:adder[0]|                                                                                                      ; 13 (0)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                     ; lpm_add_sub                            ; work         ;
;                |add_sub_frg:auto_generated|                                                                                             ; 13 (13)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                                                                                                                          ; add_sub_frg                            ; work         ;
;             |lpm_add_sub:adder[1]|                                                                                                      ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                     ; lpm_add_sub                            ; work         ;
;                |add_sub_frg:auto_generated|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated                                                                                                                                                                                                                                          ; add_sub_frg                            ; work         ;
;             |mpar_add:sub_par_add|                                                                                                      ; 15 (0)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                     ; mpar_add                               ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                ; lpm_add_sub                            ; work         ;
;                   |add_sub_arg:auto_generated|                                                                                          ; 15 (15)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                                                     ; add_sub_arg                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 131 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 130 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 130 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 130 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (76)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 458 (2)             ; 721 (62)                  ; 63488       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 456 (0)             ; 659 (0)                   ; 63488       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 456 (86)            ; 659 (206)                 ; 63488       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                    ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                               ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                             ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                             ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                ; work         ;
;                   |mux_h7c:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_h7c:auto_generated                                                                                                                              ; mux_h7c                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 63488       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                             ; work         ;
;                |altsyncram_gl14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 63488       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gl14:auto_generated                                                                                                                                                 ; altsyncram_gl14                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                           ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 16 (16)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 88 (88)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 74 (1)              ; 171 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                        ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                           ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 62 (0)              ; 155 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 93 (93)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 62 (0)              ; 62 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                           ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 115 (10)            ; 99 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                            ; work         ;
;                   |cntr_3rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3rh:auto_generated                                                             ; cntr_3rh                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                            ; work         ;
;                   |cntr_6ki:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated                                                                                      ; cntr_6ki                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                            ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                            ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 31 (31)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                           ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 35 (35)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gl14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 31           ; 2048         ; 31           ; 63488 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                       ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0                                                                                                                                                                                                                                                         ; adc_qsys.qsys   ;
; Altera ; altpll                     ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                                                                                          ; adc_qsys.qsys   ;
; Altera ; altera_modular_adc         ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                                                                                    ; adc_qsys.qsys   ;
; Altera ; altera_modular_adc_control ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                        ; adc_qsys.qsys   ;
; Altera ; altera_reset_controller    ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; adc_qsys.qsys   ;
; Altera ; altera_reset_controller    ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                              ; adc_qsys.qsys   ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vol[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[2]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[3]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[4]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[5]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[6]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[7]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[8]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[9]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[10]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vol[11]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vol[12]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cur_adc_ch[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cur_adc_ch[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cur_adc_ch[2]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cur_adc_ch[3]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cur_adc_ch[4]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; adc_sample_data[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[2]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[3]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[4]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[5]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[6]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[7]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[8]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[9]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[10]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adc_sample_data[11]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                         ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                         ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 36                                                                                                                                                        ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                           ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 64                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts     ; Stuck at GND              ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                       ;
; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                        ; Stuck at GND              ; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync,                                                                                                                                                                                                                                        ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4] ; Stuck at GND              ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4]                                                                                                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 951   ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 395   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 408   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 107     ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                               ; 2       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                              ; 7       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                                                                                              ; 7       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]                                                                                                                                                                              ; 7       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]                                                                                                                                                                              ; 7       ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                    ; Action           ; Reason              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; SEG7_LUT:SEG7_LUT_v_1|WideOr0~0                                                                                                         ; Deleted          ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_1|WideOr0~0_wirecell                                                                                                ; Modified         ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_2|WideOr0~0                                                                                                         ; Deleted          ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_2|WideOr0~0_wirecell                                                                                                ; Modified         ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_3|WideOr0~0                                                                                                         ; Deleted          ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_3|WideOr0~0_wirecell                                                                                                ; Modified         ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v|WideOr0~0                                                                                                           ; Deleted          ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v|WideOr0~0_wirecell                                                                                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[143]~336                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[143]~336_OTERM161              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[143]~337                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[143]~337_OTERM159              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[144]~334                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[144]~334_OTERM165              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[144]~335                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[144]~335_OTERM163              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[145]~332                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[145]~332_OTERM169              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[145]~333                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[145]~333_OTERM167              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[146]~330                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[146]~330_OTERM173              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[146]~331                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[146]~331_OTERM171              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[147]~328                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[147]~328_OTERM177              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[147]~329                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[147]~329_OTERM175              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[148]~326                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[148]~326_OTERM181              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[148]~327                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[148]~327_OTERM179              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[149]~324                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[149]~324_OTERM185              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[149]~325                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[149]~325_OTERM183              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[150]~322                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[150]~322_OTERM189              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[150]~323                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[150]~323_OTERM187              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[151]~320                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[151]~320_OTERM193              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[151]~321                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[151]~321_OTERM191              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[152]~318                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[152]~318_OTERM197              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[152]~319                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[152]~319_OTERM195              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[153]~316                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[153]~316_OTERM201              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[153]~317                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[153]~317_OTERM199              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[154]~314                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[154]~314_OTERM205              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[154]~314_RTM0134               ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[154]~315                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[154]~315_OTERM203              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[156]~349                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[156]~349_OTERM259              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[156]~350                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[156]~350_OTERM257              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[157]~348                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[157]~348_OTERM255              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[157]~553                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[157]~553_OTERM233              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[158]~347                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[158]~347_OTERM261              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[158]~552                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[158]~552_OTERM235              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[159]~346                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[159]~346_OTERM263              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[159]~551                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[159]~551_OTERM237              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[160]~345                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[160]~345_OTERM265              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[160]~550                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[160]~550_OTERM239              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[161]~344                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[161]~344_OTERM267              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[161]~549                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[161]~549_OTERM241              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[162]~343                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[162]~343_OTERM269              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[162]~548                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[162]~548_OTERM243              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[163]~342                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[163]~342_OTERM271              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[163]~547                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[163]~547_OTERM245              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[164]~341                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[164]~341_OTERM273              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[164]~546                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[164]~546_OTERM247              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[165]~340                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[165]~340_OTERM275              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[165]~545                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[165]~545_OTERM249              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[166]~339                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[166]~339_OTERM277              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[166]~544                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[166]~544_OTERM251              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[167]~338                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[167]~338_OTERM279              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[167]~338_RTM0208               ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[167]~543                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[167]~543_OTERM253              ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[169]~362                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[169]~363                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[170]~361                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[170]~554                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[171]~360                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[171]~471                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[172]~359                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[172]~470                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[173]~358                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[173]~469                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[174]~357                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[174]~468                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[175]~356                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[175]~467                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[176]~355                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[176]~466                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[177]~354                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[177]~465                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[178]~353                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[178]~464                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[179]~352                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[179]~463                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[180]~351                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[180]~351_RTM0282               ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[180]~462                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[182]~376                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[183]~555                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[184]~481                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[185]~480                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[186]~479                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[187]~478                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[188]~477                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[189]~476                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[190]~475                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[191]~474                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[192]~473                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[193]~472                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[195]~389                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[196]~556                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[208]~402                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[209]~557                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[221]~415                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[222]~558                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[234]~428                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[235]~559                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[247]~441                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[248]~560                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[260]~454                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[261]~561                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~2_OTERM157                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~4_OTERM155                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~6_OTERM153                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~8_OTERM151                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~10_OTERM149                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~12_OTERM147                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~14_OTERM145                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~16_OTERM143                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~18_OTERM141                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~20_OTERM139                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~22_OTERM137                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~24_OTERM133                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~24_RTM0135                         ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~24_RTM0135                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~2_OTERM231                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~4_OTERM229                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~6_OTERM227                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~8_OTERM225                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~10_OTERM223                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~12_OTERM221                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~14_OTERM219                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~16_OTERM217                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~18_OTERM215                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~20_OTERM213                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~22_OTERM211                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~26_OTERM207                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~26_RTM0209                         ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~26_RTM0209                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~2_OTERM305                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~4_OTERM303                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~6_OTERM301                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~8_OTERM299                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~10_OTERM297                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~12_OTERM295                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~14_OTERM293                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~16_OTERM291                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~18_OTERM289                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~20_OTERM287                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~22_OTERM285                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~26_OTERM281                        ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~26_RTM0283                         ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~26_RTM0283                         ; Retimed Register ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_5~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_5~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_6~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_6~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_7~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_7~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_8~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_8~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_9~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_9~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_10~0                                 ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_10~1                                 ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_12~1                                 ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[99]~118                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[99]~119                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[100]~107                       ; Deleted          ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[100]~108                       ; Deleted          ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[102]~95                        ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[111]~117                       ; Deleted          ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[111]~120                       ; Deleted          ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[112]~109                       ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[113]~105                       ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[114]~132                       ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[123]~121                       ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[123]~135                       ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[124]~116                       ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[124]~134                       ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_9_result_int[3]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_9_result_int[3]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_10_result_int[1]~20             ; Deleted          ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_10_result_int[2]~18             ; Deleted          ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_10_result_int[3]~0              ; Modified         ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_11_result_int[2]~18             ; Deleted          ; Timing optimization ;
; lpm_divide:Div3|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_11_result_int[3]~1              ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[48]~121                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[48]~122                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[50]~111                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[56]~130                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[56]~131                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[57]~123                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[58]~119                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[59]~178                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[64]~139                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[64]~140                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[65]~132                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[66]~128                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[66]~180                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[72]~148                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[72]~149                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[73]~141                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[74]~137                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[74]~181                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[80]~157                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[80]~158                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[81]~150                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[82]~146                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[82]~182                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[89]~159                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[90]~155                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[90]~183                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[2]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[2]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[1]~14              ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[2]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[1]~14              ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[2]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[1]~14              ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[2]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[1]~14             ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[2]~0              ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[1]~14             ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[2]~1              ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[16]~91                         ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[21]~97                         ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[22]~149                        ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[26]~103                        ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[31]~109                        ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[36]~115                        ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[41]~121                        ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[46]~127                        ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[51]~133                        ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[56]~138                        ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_3_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_3_result_int[1]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_4_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_5_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_6_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_7_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_8_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_9_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_10_result_int[1]~0              ; Modified         ; Timing optimization ;
; lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_11_result_int[1]~1              ; Modified         ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|_~0_OTERM1                                                                                            ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|_~1_OTERM3                                                                                            ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|_~2_OTERM21                                                                                           ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~0_OTERM61                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~2_OTERM59                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~4_OTERM57                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~6_OTERM55                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~8_OTERM53                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~10_OTERM51                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~12_OTERM49                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~14_OTERM47                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~16_OTERM45                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~18_OTERM43                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~20_OTERM41                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~22_OTERM39                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~24_OTERM37                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~0_OTERM101                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~2_OTERM99                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~4_OTERM97                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~6_OTERM95                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~8_OTERM93                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~10_OTERM91                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~12_OTERM89                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~14_OTERM87                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~16_OTERM85                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~18_OTERM83                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~20_OTERM81                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~0_OTERM131  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~2_OTERM129  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~4_OTERM127  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~6_OTERM125  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~8_OTERM123  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~10_OTERM121 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~12_OTERM119 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~14_OTERM117 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~16_OTERM115 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~18_OTERM113 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~20_OTERM111 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~22_OTERM109 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~24_OTERM107 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~26_OTERM105 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~28_OTERM103 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][8]~19_OTERM35                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][9]~18_OTERM33                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][10]~17_OTERM31                                                                              ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][11]_OTERM29                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][12]_OTERM27                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][13]~14_OTERM25                                                                              ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][14]_OTERM23                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][7]~16_OTERM19                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][8]~15_OTERM17                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][9]~13_OTERM15                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][10]~12_OTERM13                                                                              ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][11]~11_OTERM11                                                                              ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][12]~10_OTERM9                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][13]~9_OTERM7                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][14]~8_OTERM5                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][7]~7_OTERM79                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][8]~6_OTERM77                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][9]~5_OTERM75                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][10]~4_OTERM73                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][11]~3_OTERM71                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][12]~2_OTERM69                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][13]~1_OTERM67                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][14]~0_OTERM65                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][15]_OTERM63                                                                                 ; Retimed Register ; Timing optimization ;
; vol[11]~11                                                                                                                              ; Modified         ; Timing optimization ;
; vol[12]~12                                                                                                                              ; Modified         ; Timing optimization ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE10_Lite|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE10_Lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for Top-level Entity: |DE10_Lite               ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; PRESERVE_REGISTER            ; on    ; -    ; vol[0]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[0]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[1]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[1]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[2]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[2]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[3]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[3]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[4]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[4]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[5]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[5]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[6]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[6]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[7]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[7]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[8]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[8]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[9]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[9]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[10]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[10]             ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[11]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[11]             ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[12]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[12]             ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; response_valid      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; response_valid      ;
+------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+---------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                    ;
+-----------------------------+-------+---------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                          ;
+-----------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                            ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                  ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                  ;
; tsclksel                        ; 1     ; Signed Integer                                                                                  ;
; prescalar                       ; 0     ; Signed Integer                                                                                  ;
; refsel                          ; 0     ; Signed Integer                                                                                  ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                  ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                  ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                  ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                  ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                  ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                  ;
; simfilename_ch0                 ;       ; String                                                                                          ;
; simfilename_ch1                 ;       ; String                                                                                          ;
; simfilename_ch2                 ;       ; String                                                                                          ;
; simfilename_ch3                 ;       ; String                                                                                          ;
; simfilename_ch4                 ;       ; String                                                                                          ;
; simfilename_ch5                 ;       ; String                                                                                          ;
; simfilename_ch6                 ;       ; String                                                                                          ;
; simfilename_ch7                 ;       ; String                                                                                          ;
; simfilename_ch8                 ;       ; String                                                                                          ;
; simfilename_ch9                 ;       ; String                                                                                          ;
; simfilename_ch10                ;       ; String                                                                                          ;
; simfilename_ch11                ;       ; String                                                                                          ;
; simfilename_ch12                ;       ; String                                                                                          ;
; simfilename_ch13                ;       ; String                                                                                          ;
; simfilename_ch14                ;       ; String                                                                                          ;
; simfilename_ch15                ;       ; String                                                                                          ;
; simfilename_ch16                ;       ; String                                                                                          ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                   ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                      ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                            ;
; refsel                          ; 0     ; Signed Integer                                                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                            ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                            ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                                    ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                  ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                               ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                     ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                     ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                     ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                     ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                     ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                     ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                     ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                     ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                             ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 31                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 31                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 118                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 31                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13       ; Untyped             ;
; LPM_WIDTHB                                     ; 12       ; Untyped             ;
; LPM_WIDTHP                                     ; 25       ; Untyped             ;
; LPM_WIDTHR                                     ; 25       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                   ;
; Entity Instance            ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                        ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13             ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 25             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_3"                                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
; iDIG ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_2"                                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
; iDIG ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_1"                                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
; iDIG ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v"                                                                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
; iDIG ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_ch"                                                                                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; iDIG ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "iDIG[3..3]" will be connected to GND.                          ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" ;
+--------------------+--------+----------+-------------------------------+
; Port               ; Type   ; Severity ; Details                       ;
+--------------------+--------+----------+-------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected        ;
; write              ; Input  ; Info     ; Explicitly unconnected        ;
; address            ; Input  ; Info     ; Explicitly unconnected        ;
; readdata           ; Output ; Info     ; Explicitly unconnected        ;
; writedata          ; Input  ; Info     ; Explicitly unconnected        ;
; areset             ; Input  ; Info     ; Explicitly unconnected        ;
; scandone           ; Output ; Info     ; Explicitly unconnected        ;
; scandataout        ; Output ; Info     ; Explicitly unconnected        ;
; c2                 ; Output ; Info     ; Explicitly unconnected        ;
; c3                 ; Output ; Info     ; Explicitly unconnected        ;
; c4                 ; Output ; Info     ; Explicitly unconnected        ;
; phasedone          ; Output ; Info     ; Explicitly unconnected        ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                  ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                  ;
; phasestep          ; Input  ; Info     ; Stuck at GND                  ;
; scanclk            ; Input  ; Info     ; Stuck at GND                  ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                  ;
; scandata           ; Input  ; Info     ; Stuck at GND                  ;
; configupdate       ; Input  ; Info     ; Stuck at GND                  ;
+--------------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0"                                                                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n                        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_channel[4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 31                  ; 31               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 219                         ;
; cycloneiii_ff         ; 251                         ;
;     CLR               ; 193                         ;
;     CLR SCLR          ; 8                           ;
;     ENA               ; 30                          ;
;     ENA CLR           ; 17                          ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 72                          ;
; cycloneiii_lcell_comb ; 932                         ;
;     arith             ; 299                         ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 244                         ;
;     normal            ; 633                         ;
;         0 data inputs ; 39                          ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 290                         ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 218                         ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 32.90                       ;
; Average LUT depth     ; 19.32                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 239                                                    ;
; cycloneiii_ff         ; 721                                                    ;
;     CLR               ; 81                                                     ;
;     ENA               ; 121                                                    ;
;     ENA CLR           ; 170                                                    ;
;     ENA SLD           ; 12                                                     ;
;     SCLR SLD          ; 32                                                     ;
;     SLD               ; 10                                                     ;
;     plain             ; 295                                                    ;
; cycloneiii_lcell_comb ; 458                                                    ;
;     arith             ; 83                                                     ;
;         2 data inputs ; 51                                                     ;
;         3 data inputs ; 32                                                     ;
;     normal            ; 375                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 4                                                      ;
;         2 data inputs ; 37                                                     ;
;         3 data inputs ; 133                                                    ;
;         4 data inputs ; 195                                                    ;
; cycloneiii_ram_block  ; 31                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 7.10                                                   ;
; Average LUT depth     ; 2.28                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 21                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SLD           ; 5                                        ;
;     SCLR              ; 7                                        ;
;     SLD               ; 4                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 131                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 123                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 40                                       ;
;         4 data inputs ; 55                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.75                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:04     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                            ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                   ; Details ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc_qsys:u0|clock_bridge_sys_out_clk_clk ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0]                                                     ; N/A     ;
; adc_sample_data[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[0]                                                                                                                                  ; N/A     ;
; adc_sample_data[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[0]                                                                                                                                  ; N/A     ;
; adc_sample_data[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[10]                                                                                                                                 ; N/A     ;
; adc_sample_data[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[10]                                                                                                                                 ; N/A     ;
; adc_sample_data[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[11]                                                                                                                                 ; N/A     ;
; adc_sample_data[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[11]                                                                                                                                 ; N/A     ;
; adc_sample_data[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[1]                                                                                                                                  ; N/A     ;
; adc_sample_data[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[1]                                                                                                                                  ; N/A     ;
; adc_sample_data[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[2]                                                                                                                                  ; N/A     ;
; adc_sample_data[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[2]                                                                                                                                  ; N/A     ;
; adc_sample_data[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[3]                                                                                                                                  ; N/A     ;
; adc_sample_data[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[3]                                                                                                                                  ; N/A     ;
; adc_sample_data[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[4]                                                                                                                                  ; N/A     ;
; adc_sample_data[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[4]                                                                                                                                  ; N/A     ;
; adc_sample_data[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[5]                                                                                                                                  ; N/A     ;
; adc_sample_data[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[5]                                                                                                                                  ; N/A     ;
; adc_sample_data[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[6]                                                                                                                                  ; N/A     ;
; adc_sample_data[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[6]                                                                                                                                  ; N/A     ;
; adc_sample_data[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[7]                                                                                                                                  ; N/A     ;
; adc_sample_data[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[7]                                                                                                                                  ; N/A     ;
; adc_sample_data[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[8]                                                                                                                                  ; N/A     ;
; adc_sample_data[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[8]                                                                                                                                  ; N/A     ;
; adc_sample_data[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[9]                                                                                                                                  ; N/A     ;
; adc_sample_data[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sample_data[9]                                                                                                                                  ; N/A     ;
; cur_adc_ch[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[0]                                                                                                                                       ; N/A     ;
; cur_adc_ch[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[0]                                                                                                                                       ; N/A     ;
; cur_adc_ch[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[1]                                                                                                                                       ; N/A     ;
; cur_adc_ch[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[1]                                                                                                                                       ; N/A     ;
; cur_adc_ch[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[2]                                                                                                                                       ; N/A     ;
; cur_adc_ch[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[2]                                                                                                                                       ; N/A     ;
; cur_adc_ch[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[3]                                                                                                                                       ; N/A     ;
; cur_adc_ch[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[3]                                                                                                                                       ; N/A     ;
; cur_adc_ch[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[4]                                                                                                                                       ; N/A     ;
; cur_adc_ch[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cur_adc_ch[4]                                                                                                                                       ; N/A     ;
; response_valid                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid ; N/A     ;
; response_valid                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid ; N/A     ;
; vol[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[0]                                                                                                                                              ; N/A     ;
; vol[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[0]                                                                                                                                              ; N/A     ;
; vol[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[10]                                                                                                                                             ; N/A     ;
; vol[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[10]                                                                                                                                             ; N/A     ;
; vol[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[11]                                                                                                                                             ; N/A     ;
; vol[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[11]                                                                                                                                             ; N/A     ;
; vol[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[12]                                                                                                                                             ; N/A     ;
; vol[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[12]                                                                                                                                             ; N/A     ;
; vol[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[1]                                                                                                                                              ; N/A     ;
; vol[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[1]                                                                                                                                              ; N/A     ;
; vol[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[2]                                                                                                                                              ; N/A     ;
; vol[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[2]                                                                                                                                              ; N/A     ;
; vol[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[3]                                                                                                                                              ; N/A     ;
; vol[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[3]                                                                                                                                              ; N/A     ;
; vol[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[4]                                                                                                                                              ; N/A     ;
; vol[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[4]                                                                                                                                              ; N/A     ;
; vol[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[5]                                                                                                                                              ; N/A     ;
; vol[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[5]                                                                                                                                              ; N/A     ;
; vol[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[6]                                                                                                                                              ; N/A     ;
; vol[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[6]                                                                                                                                              ; N/A     ;
; vol[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[7]                                                                                                                                              ; N/A     ;
; vol[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[7]                                                                                                                                              ; N/A     ;
; vol[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[8]                                                                                                                                              ; N/A     ;
; vol[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[8]                                                                                                                                              ; N/A     ;
; vol[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[9]                                                                                                                                              ; N/A     ;
; vol[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vol[9]                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                 ; N/A     ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri May 24 17:45:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite -c DE10_Lite
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 38
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 99
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_6b92 File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 131
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 218
Warning (12125): Using design file de10_lite.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_Lite File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 34
Info (12127): Elaborating entity "DE10_Lite" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de10_lite.v(153): object "cur_adc_ch" assigned a value but never read File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at de10_lite.v(154): object "adc_sample_data" assigned a value but never read File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 154
Warning (10230): Verilog HDL assignment warning at de10_lite.v(144): truncated value with size 32 to match size of target (5) File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 144
Warning (10230): Verilog HDL assignment warning at de10_lite.v(165): truncated value with size 32 to match size of target (13) File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 165
Warning (10034): Output port "DRAM_ADDR" at de10_lite.v(61) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
Warning (10034): Output port "DRAM_BA" at de10_lite.v(62) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 62
Warning (10034): Output port "VGA_R" at de10_lite.v(74) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 74
Warning (10034): Output port "VGA_G" at de10_lite.v(75) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 75
Warning (10034): Output port "VGA_B" at de10_lite.v(76) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 76
Warning (10034): Output port "DRAM_CLK" at de10_lite.v(59) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 59
Warning (10034): Output port "DRAM_CKE" at de10_lite.v(60) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 60
Warning (10034): Output port "DRAM_LDQM" at de10_lite.v(64) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 64
Warning (10034): Output port "DRAM_UDQM" at de10_lite.v(65) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 65
Warning (10034): Output port "DRAM_CS_N" at de10_lite.v(66) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 66
Warning (10034): Output port "DRAM_WE_N" at de10_lite.v(67) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 67
Warning (10034): Output port "DRAM_CAS_N" at de10_lite.v(68) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 68
Warning (10034): Output port "DRAM_RAS_N" at de10_lite.v(69) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 69
Warning (10034): Output port "VGA_HS" at de10_lite.v(72) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 72
Warning (10034): Output port "VGA_VS" at de10_lite.v(73) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 73
Warning (10034): Output port "CLK_I2C_SCL" at de10_lite.v(79) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 79
Warning (10034): Output port "GSENSOR_SCLK" at de10_lite.v(83) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 83
Warning (10034): Output port "GSENSOR_CS_N" at de10_lite.v(87) has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 87
Info (12128): Elaborating entity "adc_qsys" for hierarchy "adc_qsys:u0" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 129
Info (12128): Elaborating entity "adc_qsys_altpll_sys" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/adc_qsys.v Line: 52
Info (12128): Elaborating entity "adc_qsys_altpll_sys_stdsync_sv6" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 289
Info (12128): Elaborating entity "adc_qsys_altpll_sys_dffpipe_l2c" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 117
Info (12128): Elaborating entity "adc_qsys_altpll_sys_altpll_6b92" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 295
Info (12128): Elaborating entity "adc_qsys_modular_adc_0" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/adc_qsys.v Line: 71
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 104
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(66): object "sync_ctrl_state_nxt" assigned a value but never read File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 66
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 152
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 152
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 152
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 940
Info (12128): Elaborating entity "scfifo" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 148
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/adc_qsys.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12125): Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/seg7_lut.v Line: 1
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:SEG7_LUT_ch" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 186
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gl14.tdf
    Info (12023): Found entity 1: altsyncram_gl14 File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_gl14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf
    Info (12023): Found entity 1: mux_h7c File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/mux_h7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3rh.tdf
    Info (12023): Found entity 1: cntr_3rh File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_3rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ki.tdf
    Info (12023): Found entity 1: cntr_6ki File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_6ki.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.24.17:45:23 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/altsyncram_rqn1.tdf Line: 370
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 207
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 202
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 197
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 165
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 165
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div6" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 207
Info (12133): Instantiated megafunction "lpm_divide:Div6" with the following parameter: File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 207
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/lpm_divide_ltl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/alt_u_div_ohe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 202
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter: File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 202
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/lpm_divide_otl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/alt_u_div_uhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 197
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 197
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2vl.tdf
    Info (12023): Found entity 1: lpm_divide_2vl File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/lpm_divide_2vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/sign_div_unsign_4nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ike.tdf
    Info (12023): Found entity 1: alt_u_div_ike File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/alt_u_div_ike.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 165
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 165
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf
    Info (12023): Found entity 1: add_sub_frg File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/add_sub_frg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 165
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 165
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf
    Info (12023): Found entity 1: lpm_divide_7vl File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/lpm_divide_7vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/db/alt_u_div_ske.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 63
    Warning (13040): bidirectional pin "CLK_I2C_SDA" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 80
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 84
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 85
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 90
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 93
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 95
Info (13000): Registers with preset signals will power-up high File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 38
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 51
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 52
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 53
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 54
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 55
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 55
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 55
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 55
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 55
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 55
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 55
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 55
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 56
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 59
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 60
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 61
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 62
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 62
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 64
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 65
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 66
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 67
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 68
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 69
    Warning (13410): Pin "VGA_HS" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 72
    Warning (13410): Pin "VGA_VS" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 73
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 74
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 74
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 74
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 74
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 75
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 75
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 75
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 75
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 76
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 76
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 76
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 76
    Warning (13410): Pin "CLK_I2C_SCL" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 79
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 83
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 87
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "response_valid" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 148
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000   ADC_CLK_10
    Info (332111):   20.000 MAX10_CLK1_50
    Info (332111):   20.000 MAX10_CLK2_50
    Info (332111):   40.000 u0|altpll_sys|sd1|pll7|clk[0]
    Info (332111):  100.000 u0|altpll_sys|sd1|pll7|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 9804 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/output_files/DE10_Lite.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 95 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 37
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 39
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 42
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 42
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 45
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 45
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 45
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 45
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 45
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 45
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 45
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 86
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/de10_lite.v Line: 86
Info (21057): Implemented 2311 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 99 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 2086 logic cells
    Info (21064): Implemented 31 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 182 warnings
    Info: Peak virtual memory: 4930 megabytes
    Info: Processing ended: Fri May 24 17:45:41 2024
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/output_files/DE10_Lite.map.smsg.


