Running: /home/shivansh/xilinx/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/shivansh/vlsi-project/newproj/screen_design_tb_isim_beh.exe -prj /home/shivansh/vlsi-project/newproj/screen_design_tb_beh.prj work.screen_design_tb work.glbl 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/shivansh/vlsi-project/newproj/../pixel_itr.v" into library work
Analyzing Verilog file "/home/shivansh/vlsi-project/newproj/../screen_design.v" into library work
Analyzing Verilog file "/home/shivansh/vlsi-project/newproj/../final/screen_design_tb.v" into library work
Analyzing Verilog file "/home/shivansh/xilinx/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/shivansh/vlsi-project/newproj/../screen_design.v" Line 57: Port draw_active is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 95028 KB
Fuse CPU Usage: 1030 ms
Compiling module pixel_itr
Compiling module screen_design
Compiling module screen_design_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/shivansh/vlsi-project/newproj/screen_design_tb_isim_beh.exe
Fuse Memory Usage: 1179636 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 540 ms
