<h2 id="实验目的">实验目的</h2>

<ol>
  <li>认识和掌握多周期数据通路图的构成、原理及其设计方法；</li>
  <li>掌握多周期CPU的实现方法，代码实现方法；</li>
  <li>编写一个编译器，将MIPS汇编程序编译为二进制机器码；</li>
  <li>掌握多周期CPU的测试方法;</li>
  <li>掌握多周期CPU的实现方法。</li>
</ol>

<h2 id="实验内容">实验内容</h2>

<p>设计一个多周期CPU，该CPU至少能实现以下指令功能操作。需设计的指令与格式如下：</p>

<h3 id="算术运算指令">算术运算指令</h3>

<h4 id="add-rd-rs-rt">add rd rs rt</h4>

<p>|000000|rs(5位)|rt(5位)|rd(5位)|reserved|
|-|-|-|-|-|
|-|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">rd←rs + rt</code>；reserved为预留部分，即未用，一般填“0”。</p>

<h4 id="sub-rd-rs-rt">sub rd rs rt</h4>

<p>|000001|rs(5位)|rt(5位)|rd(5位)|reserved|
|-|-|-|-|-|
|-|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">rd←rs - rt</code>。</p>

<h4 id="addiu-rt-rs-immediate">addiu rt rs immediate</h4>

<p>|000010|rs(5位)|rt(5位)|immediate(16位)|
|-|-|-|-|
|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">rt←rs + (sign-extend)immediate</code>；immediate符号扩展再参加“加”运算。</p>

<h3 id="逻辑运算指令">逻辑运算指令</h3>

<h4 id="and-rd-rs-rt">and rd rs rt</h4>

<p>|010000|rs(5位)|rt(5位)|rd(5位)|reserved|
|-|-|-|-|-|
|-|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">rd←rs &amp; rt</code>；逻辑与运算。</p>

<h4 id="andi-rt-rs-immediate">andi rt rs immediate</h4>

<p>|010001|rs(5位)|rt(5位)|immediate(16位)|
|-|-|-|-|-|
|-|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">rt←rs &amp; (zero-extend)immediate</code>；immediate做“0”扩展再参加“与”运算。</p>

<h4 id="ori-rt-rs-immediate">ori rt rs immediate</h4>

<p>|010010|rs(5位)|rt(5位)|immediate(16位)|
|-|-|-|-|
|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">rt←rs | (zero-extend)immediate</code>；immediate做“0”扩展再参加“或”运算。</p>

<h4 id="xori-rd-rs-rt">xori rd rs rt</h4>

<p>|010011|rs(5位)|rt(5位)|rd(5位)|reserved|
|-|-|-|-|-|
|-|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">rt←rs</code>$\oplus$<code class="highlighter-rouge">(zero-extend)immediate</code>；immediate做“0”扩展再参加“异或”运算。</p>

<h3 id="移位指令">移位指令</h3>

<h4 id="sll-rd-rt-sa">sll rd rt sa</h4>

<p>|011000|未用|rt(5位)|rd(5位)|sa(5位)|reserved|
|-|-|-|-|-|-|
|-|-|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">rd&lt;－rt&lt;&lt;(zero-extend)sa</code>，左移sa位 ，(zero-extend)sa。</p>

<h3 id="比较指令">比较指令</h3>

<h4 id="slti-rt-rs-immediate">slti rt rs immediate</h4>

<p>|100110|rs(5位)|rt(5位)|immediate(16位)|
|-|-|-|-|
|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">if (rs&lt; (sign-extend)immediate)  rt =1 else  rt=0</code>, 带符号比较，详见ALU运算功能表。</p>

<h4 id="slt-rd-rs-rt">slt rd rs rt</h4>

<p>|100111|rs(5位)|rt(5位)|rd(5位)|sa(5位)|reserved|
|-|-|-|-|-|-|
|-|-|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">if (rs&lt;rt)  rd =1 else  rd=0</code>, 具体请看ALU运算功能表，带符号。</p>

<h3 id="存储器读写指令">存储器读/写指令</h3>

<h4 id="sw-rt-immediaters">sw rt immediate(rs)</h4>

<p>|110000|rs(5位)|rt(5位)|immediate(16位)|
|-|-|-|-|
|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">memory[rs+ (sign-extend)immediate]←rt</code>；immediate符号扩展再相加。即将rt寄存器的内容保存到rs寄存器内容和立即数符号扩展后的数相加作为地址的内存单元中。</p>

<h4 id="lw-rt-immediaters">lw rt immediate(rs)</h4>

<p>|110001|rs(5位)|rt(5位)|immediate(16位)|
|-|-|-|-|
|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">rt ← memory[rs + (sign-extend)immediate]</code>；immediate符号扩展再相加。即读取rs寄存器内容和立即数符号扩展后的数相加作为地址的内存单元中的数，然后保存到rt寄存器中。</p>

<h3 id="分支指令">分支指令</h3>

<h4 id="beq-rs-rt-immediate">beq rs rt immediate</h4>

<p>|110100|rs(5位)|rt(5位)|immediate(16位)|
|-|-|-|-|
|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">if(rs=rt) pc←pc + 4 + (sign-extend)immediate &lt;&lt;2  else pc ←pc + 4</code>
特别说明：immediate是从PC+4地址开始和转移到的指令之间指令条数。immediate符号扩展之后左移2位再相加。为什么要左移2位？由于跳转到的指令地址肯定是4的倍数（每条指令占4个字节），最低两位是“00”，因此将immediate放进指令码中的时候，是右移了2位的，也就是以上说的“指令之间指令条数”。</p>

<h4 id="bne-rs-rt-immediate">bne rs rt immediate</h4>

<p>|110101|rs(5位)|rt(5位)|immediate(16位)|
|-|-|-|-|
|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">if(rs!=rt) pc←pc + 4 + (sign-extend)immediate &lt;&lt;2  else pc ←pc + 4</code>
特别说明：与beq不同点是，不等时转移，相等时顺序执行。</p>

<h4 id="bltz-rs-immediate">bltz rs immediate</h4>

<p>|110110|rs(5位)|00000|immediate(16位)|
|-|-|-|-|
|-|-|-|-|</p>

<p>功能：<code class="highlighter-rouge">if(rs&lt;$zero) pc←pc + 4 + (sign-extend)immediate &lt;&lt;2  else pc ←pc + 4</code>。</p>

<h3 id="跳转指令">跳转指令</h3>

<h4 id="j-addr">j addr</h4>

<p>|111000|addr[27:2]|
|-|-|
|-|-|</p>

<p>功能：<code class="highlighter-rouge">pc &lt;－{(pc+4)[31:28],addr[27:2],2'b00}</code>，无条件跳转。
说明：由于MIPS32的指令代码长度占4个字节，所以指令地址二进制数最低2位均为0，将指令地址放进指令代码中时，可省掉！这样，除了最高6位操作码外，还有26位可用于存放地址，事实上，可存放28位地址，剩下最高4位由pc+4最高4位拼接上。</p>

<h4 id="jr-rs">jr rs</h4>

<p>|111001|rs(5位)|未用|未用|reserved|
|-|-|-|-|-|
|-|-|-|-|-|</p>

<p>功能：pc &lt;－ rs，跳转。</p>

<h3 id="调用子程序指令">调用子程序指令</h3>

<h4 id="jal-addr">jal addr</h4>

<p>|111010|addr[27:2]|
|-|-|
|-|-|</p>

<p>功能：调用子程序，<code class="highlighter-rouge">pc &lt;－ {(pc+4)[31:28],addr[27:2],2'b00}</code>；<code class="highlighter-rouge">$31&lt;－pc+4</code>，返回地址设置；子程序返回，需用指令 <code class="highlighter-rouge">jr $31</code>。跳转地址的形成同 j addr 指令。</p>

<h3 id="停机指令">停机指令</h3>

<h4 id="halt">halt</h4>

<p>|111111|00000000000000000000000000(26位)|
|-|-|
|-|-|</p>

<p>功能：停机；不改变PC的值，PC保持不变。</p>

<h2 id="实验原理">实验原理</h2>

<p>多周期CPU指的是将整个CPU的执行过程分成几个阶段，每个阶段用一个时钟去完成，然后开始下一条指令的执行，而每种指令执行时所用的时钟数不尽相同，这就是所谓的多周期CPU。</p>

<h3 id="cpu在处理指令的几个步骤">CPU在处理指令的几个步骤</h3>

<pre><code class="language-mermaid">graph LR
取指令IF--&gt;指令译码ID
指令译码ID--&gt;指令执行EXE
指令执行EXE--&gt;存储器访问MEM
存储器访问MEM--&gt;结果写回WB
结果写回WB--&gt;取指令IF
</code></pre>

<p>图1 CPU指令处理过程</p>

<p>实验中就按照这五个阶段进行设计，这样一条指令的执行最长需要五个(小)时钟周期才能完成，但具体情况怎样？要根据该条指令的情况而定，有些指令不需要五个时钟周期的，这就是多周期的CPU。</p>

<h4 id="取指令if">取指令(IF)</h4>

<p>根据程序计数器pc中的指令地址，从存储器中取出一条指令，同时，pc根据指令字长度自动递增产生下一条指令所需要的指令地址，但遇到“地址转移”指令时，则控制器把“转移地址”送入pc，当然得到的“地址”需要做些变换才送入pc。</p>

<h4 id="指令译码id">指令译码(ID)</h4>

<p>对取指令操作中得到的指令进行分析并译码，确定这条指令需要完成的操作，从而产生相应的操作控制信号，用于驱动执行状态中的各种操作。</p>

<h4 id="指令执行exe">指令执行(EXE)</h4>

<p>根据指令译码得到的操作控制信号，具体地执行指令动作，然后转移到结果写回状态。</p>

<h4 id="存储器访问mem">存储器访问(MEM)</h4>

<p>所有需要访问存储器的操作都将在这个步骤中执行，该步骤给出存储器的数据地址，把数据写入到存储器中数据地址所指定的存储单元或者从存储器中得到数据地址单元中的数据。</p>

<h4 id="结果写回wb">结果写回(WB)</h4>

<p>指令执行的结果或者访问存储器中得到的数据写回相应的目的寄存器中。</p>

<h3 id="mips指令的三种格式">MIPS指令的三种格式</h3>

<table>
  <thead>
    <tr>
      <th>缩写</th>
      <th>说明</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>op</td>
      <td>操作码</td>
    </tr>
    <tr>
      <td>rs</td>
      <td>只读，为第1个源操作数寄存器，寄存器地址（编号）是<code class="highlighter-rouge">00000~11111，00~1F</code></td>
    </tr>
    <tr>
      <td>rt</td>
      <td>可读可写，为第2个源操作数寄存器，或目的操作数寄存器，寄存器地址（同上）</td>
    </tr>
    <tr>
      <td>rd</td>
      <td>只写，为目的操作数寄存器，寄存器地址（同上）</td>
    </tr>
    <tr>
      <td>sa</td>
      <td>位移量（shift amt），移位指令用于指定移多少位</td>
    </tr>
    <tr>
      <td>funct</td>
      <td>功能码，在寄存器类型指令中（R类型）用来指定指令的功能与操作码配合使用</td>
    </tr>
    <tr>
      <td>immediate</td>
      <td>16位立即数，用作无符号的逻辑操作数、有符号的算术操作数、数据加载（Laod）/数据保存（Store）指令的数据地址字节偏移量和分支指令中相对程序计数器（PC）的有符号偏移量；</td>
    </tr>
    <tr>
      <td>address</td>
      <td>地址</td>
    </tr>
  </tbody>
</table>

<h4 id="r类型">R类型</h4>

<table>
  <thead>
    <tr>
      <th>31-26</th>
      <th>25-21</th>
      <th>20-16</th>
      <th>15-11</th>
      <th>10-6</th>
      <th>5-0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>op</td>
      <td>rs</td>
      <td>rt</td>
      <td>rd</td>
      <td>sa</td>
      <td>func</td>
    </tr>
    <tr>
      <td>6位</td>
      <td>5位</td>
      <td>5位</td>
      <td>5位</td>
      <td>5位</td>
      <td>6位</td>
    </tr>
  </tbody>
</table>

<h4 id="i类型">I类型</h4>

<table>
  <thead>
    <tr>
      <th>31-26</th>
      <th>25-21</th>
      <th>20-16</th>
      <th>15-0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>op</td>
      <td>rs</td>
      <td>rt</td>
      <td>immediate</td>
    </tr>
    <tr>
      <td>6位</td>
      <td>5位</td>
      <td>5位</td>
      <td>16位</td>
    </tr>
  </tbody>
</table>

<h4 id="j类型">J类型</h4>

<table>
  <thead>
    <tr>
      <th>31-26</th>
      <th>25-0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>op</td>
      <td>address</td>
    </tr>
    <tr>
      <td>6位</td>
      <td>26位</td>
    </tr>
  </tbody>
</table>

<h3 id="多周期cpu状态转移图">多周期CPU状态转移图</h3>

<p><img src="/public/image/2018-12-23-1.jpg" alt="在这里插入图片描述" /></p>

<p>状态的转移有的是无条件的，例如从sIF状态转移到sID就是无条件的；有些是有条件的，例如sEXE状态之后不止一个状态，到底转向哪个状态由该指令功能，即指令操作码决定。每个状态代表一个时钟周期。</p>

<h3 id="多周期cpu控制部件的原理结构图">多周期CPU控制部件的原理结构图</h3>

<p><img src="/public/image/2018-12-23-2.jpg" alt="在这里插入图片描述" /></p>

<h3 id="多周期cpu数据通路和控制线路图">多周期CPU数据通路和控制线路图</h3>

<p><img src="/public/image/2018-12-23-3.jpg" alt="在这里插入图片描述" /></p>

<p>上图是一个简单的基本上能够在多周期CPU上完成所要求设计的指令功能的数据通路和必要的控制线路图。其中指令和数据各存储在不同存储器中，即有指令存储器和数据存储器。访问存储器时，先给出内存地址，然后由读或写信号控制操作。对于寄存器组，给出寄存器地址（编号），读操作时不需要时钟信号，输出端就直接输出相应数据；而在写操作时，在 WE使能信号为1时，在时钟边沿触发将数据写入寄存器。图中控制信号功能如表1所示，表2是ALU运算功能表。</p>

<p>特别提示，图上增加IR指令寄存器，目的是使指令代码保持稳定，pc写使能控制信号PCWre，是确保pc适时修改，原因都是和多周期工作的CPU有关。ADR、BDR、ALUoutDR、DBDR四个寄存器不需要写使能信号，其作用是切分数据通路，将大组合逻辑切分为若干个小组合逻辑，大延迟变为多个分段小延迟。</p>

<p>指令执行的结果总是在时钟下降沿保存到寄存器和存储器中，PC的改变是在时钟上升沿进行的，这样稳定性较好。另外，值得注意的问题，设计时，用模块化的思想方法设计，关于ALU设计、存储器设计、寄存器组设计等等，也是必须认真考虑的问题。</p>

<p>其中指令和数据各存储在不同存储器中，即有指令存储器和数据存储器。访问存储器时，先给出内存地址，然后由读或写信号控制操作。对于寄存器组，先给出寄存器地址，读操作时不需要时钟信号，输出端就直接输出相应数据；而在写操作时，在 WE使能信号为1时，在时钟边沿触发将数据写入寄存器。</p>

<h3 id="控制信号的作用表">控制信号的作用表</h3>

<p>以上数据通路图是根据要实现的指令功能的要求画出来的，同时，还必须确定ALU的运算功能(当然，以上指令没有完全用到提供的ALU所有功能，但至少必须能实现以上指令功能操作)。从数据通路图上可以看出控制单元部分需要产生各种控制信号，当然，也有些信号必须要传送给控制单元。从指令功能要求和数据通路图的关系得出以上表1，这样，从表1可以看出各控制信号与相应指令之间的相互关系，根据这种关系就可以得出控制信号与指令之间的关系（见下面表中的“相关指令”），从而写出各控制信号的逻辑表达式，这样控制单元部分就可实现了。</p>

<table>
  <thead>
    <tr>
      <th>控制信号名</th>
      <th>状态“0”</th>
      <th>状态“1”</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>RST</td>
      <td>对于PC，初始化PC为程序首地址</td>
      <td>对于PC，PC接收下一条指令地址</td>
    </tr>
    <tr>
      <td>PCWre</td>
      <td>PC不更改，相关指令：halt，另外，除‘000’状态之外，其余状态慎改PC的值。</td>
      <td>PC更改，相关指令：除指令halt外，另外，在‘000’状态时，修改PC的值合适。</td>
    </tr>
    <tr>
      <td>ALUSrcA</td>
      <td>来自寄存器堆data1输出，相关指令：add、sub、addiu、and、andi、ori、xori、slt、slti、sw、lw、beq、bne、bltz</td>
      <td>来自移位数sa，同时，进行(zero-extend)sa，即<code class="highlighter-rouge">{ {27{1'b0},sa}</code>，相关指令：sll</td>
    </tr>
    <tr>
      <td>ALUSrcB</td>
      <td>来自寄存器堆data2输出，相关指令：add、sub、and、slt、beq、bne、bltz</td>
      <td>来自sign或zero扩展的立即数，相关指令：addiu、andi、ori、xori、slti、lw、sw、sll</td>
    </tr>
    <tr>
      <td>DBDataSrc</td>
      <td>来自ALU运算结果的输出，相关指令：add、sub、addiu、and、andi、ori、xori、sll、slt、slti</td>
      <td>来自数据存储器（Data MEM）的输出，相关指令：lw</td>
    </tr>
    <tr>
      <td>RegWre</td>
      <td>无无写寄存器组寄存器，相关指令：beq、bne、bltz、j、sw、jr、halt</td>
      <td>寄存器组寄存器写使能，相关指令：add、sub、addiu、and、andi、ori、xori、sll、slt、slti、lw、jal</td>
    </tr>
    <tr>
      <td>WrRegDSrc</td>
      <td>写入寄存器组寄存器的数据来自pc+4(pc4），相关指令：jal，写<code class="highlighter-rouge">$31</code></td>
      <td>写入寄存器组寄存器的数据来自ALU运算结果或存储器读出的数据，相关指令：add、addiu、sub、and、andi、ori、xori、sll、slt、slti、lw</td>
    </tr>
    <tr>
      <td>InsMemRW</td>
      <td>写指令存储器</td>
      <td>读指令存储器(Ins. Data)</td>
    </tr>
    <tr>
      <td>mRD</td>
      <td>输出高阻态</td>
      <td>读数据存储器，相关指令：lw</td>
    </tr>
    <tr>
      <td>mWR</td>
      <td>无操作</td>
      <td>写数据存储器，相关指令：sw</td>
    </tr>
    <tr>
      <td>IRWre</td>
      <td>IR(指令寄存器)不更改</td>
      <td>IR寄存器写使能。向指令存储器发出读指令代码后，这个信号也接着发出，在时钟上升沿，IR接收从指令存储器送来的指令代码。与每条指令都相关。</td>
    </tr>
  </tbody>
</table>

<h4 id="aluop的功能表">ALUOp的功能表</h4>

<table>
  <thead>
    <tr>
      <th>ALUOp[2..0]</th>
      <th>功能</th>
      <th>描述</th>
      <th>相关指令</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>000</td>
      <td>Y=A+B</td>
      <td>加</td>
      <td>add、addiu、sw、lw</td>
    </tr>
    <tr>
      <td>001</td>
      <td>Y=A–B</td>
      <td>减</td>
      <td>sub、beq、bne、bltz</td>
    </tr>
    <tr>
      <td>010</td>
      <td>Y=B«A</td>
      <td>B左移A位</td>
      <td>sll</td>
    </tr>
    <tr>
      <td>011</td>
      <td>Y=A∨B</td>
      <td>或</td>
      <td>ori</td>
    </tr>
    <tr>
      <td>100</td>
      <td>Y=A∧B</td>
      <td>与</td>
      <td>andi、and</td>
    </tr>
    <tr>
      <td>101</td>
      <td>Y=A&lt;B</td>
      <td>不带符号比较A&lt;B</td>
      <td> </td>
    </tr>
    <tr>
      <td>110</td>
      <td>Y=A[31]!=B[31]?A[31]&gt;B[31]:A&lt;B</td>
      <td>带符号比较A&lt;B</td>
      <td>slti、slt</td>
    </tr>
    <tr>
      <td>111</td>
      <td>Y=A^B</td>
      <td>异或</td>
      <td>xori</td>
    </tr>
  </tbody>
</table>

<h4 id="extsel的功能表">ExtSel的功能表</h4>

<table>
  <thead>
    <tr>
      <th>ExtSel[1..0]</th>
      <th>功能</th>
      <th>相关指令</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>00</td>
      <td>(zero-extend)sa</td>
      <td>sll</td>
    </tr>
    <tr>
      <td>01</td>
      <td>(zero-extend)immediate</td>
      <td>andi、xori、ori</td>
    </tr>
    <tr>
      <td>10</td>
      <td>(sign-extend)immediate</td>
      <td>addiu、slti、lw、sw、beq、bne、bltz</td>
    </tr>
    <tr>
      <td>11</td>
      <td>未用</td>
      <td> </td>
    </tr>
  </tbody>
</table>

<h4 id="pcsrc的功能表">PCSrc的功能表</h4>

<table>
  <thead>
    <tr>
      <th>PCSrc[1..0]</th>
      <th>功能</th>
      <th>相关指令</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>00</td>
      <td>pc&lt;－pc+4</td>
      <td>add、addiu、sub、and、andi、ori、xori、slt、slti、sll、sw、lw、beq(zero=0)、bne(zero=1)、bltz(sign=0)</td>
    </tr>
    <tr>
      <td>01</td>
      <td>pc&lt;－pc+4+(sign-extend)immediate ×4</td>
      <td>beq(zero=1)、    bne(zero=0)、bltz(sign=1)</td>
    </tr>
    <tr>
      <td>10</td>
      <td>pc&lt;－rs</td>
      <td>jr</td>
    </tr>
    <tr>
      <td>11</td>
      <td>pc&lt;－{pc[31:28],addr[27:2],2’b00}</td>
      <td>j、jal</td>
    </tr>
  </tbody>
</table>

<h4 id="regds的功能表">RegDs的功能表</h4>

<table>
  <thead>
    <tr>
      <th>RegDs[1..0]</th>
      <th>写寄存器组寄存器的地址</th>
      <th>相关指令</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>00</td>
      <td>0x1F(<code class="highlighter-rouge">$31</code>)</td>
      <td>jal（用于保存返回地址<code class="highlighter-rouge">$31&lt;-pc+4</code>）</td>
    </tr>
    <tr>
      <td>01</td>
      <td>rt</td>
      <td>addiu、andi、ori、xori、slti、lw</td>
    </tr>
    <tr>
      <td>10</td>
      <td>rd</td>
      <td>add、sub、and、slt、sll</td>
    </tr>
    <tr>
      <td>11</td>
      <td>未用</td>
      <td> </td>
    </tr>
  </tbody>
</table>

<h3 id="相关部件及引脚说明">相关部件及引脚说明</h3>

<h4 id="instruction-memory">Instruction Memory</h4>

<p>指令存储器。</p>

<table>
  <thead>
    <tr>
      <th>Iaddr</th>
      <th>指令存储器地址输入端口</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>IDataIn</td>
      <td>指令存储器数据输入端口（指令代码输入端口）</td>
    </tr>
    <tr>
      <td>IDataOut</td>
      <td>指令存储器数据输出端口（指令代码输出端口）</td>
    </tr>
    <tr>
      <td>RW</td>
      <td>指令存储器读写控制信号，为0写，为1读</td>
    </tr>
  </tbody>
</table>

<h4 id="data-memory">Data Memory</h4>

<p>数据存储器。</p>

<table>
  <thead>
    <tr>
      <th>Daddr</th>
      <th>数据存储器地址输入端口</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>DataIn</td>
      <td>数据存储器数据输入端口</td>
    </tr>
    <tr>
      <td>DataOut</td>
      <td>数据存储器数据输出端口</td>
    </tr>
    <tr>
      <td>RD</td>
      <td>数据存储器读控制信号，为0读</td>
    </tr>
    <tr>
      <td>WR</td>
      <td>数据存储器写控制信号，为0写</td>
    </tr>
  </tbody>
</table>

<h4 id="register-file">Register File</h4>

<p>寄存器组。</p>

<table>
  <thead>
    <tr>
      <th>Read Reg1</th>
      <th>rs寄存器地址输入端口</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>Read Reg2</td>
      <td>rt寄存器地址输入端口</td>
    </tr>
    <tr>
      <td>Write Reg</td>
      <td>将数据写入的寄存器端口，其地址来源rt或rd字段</td>
    </tr>
    <tr>
      <td>Write Data</td>
      <td>写入寄存器的数据输入端口</td>
    </tr>
    <tr>
      <td>Read Data1</td>
      <td>rs寄存器数据输出端口</td>
    </tr>
    <tr>
      <td>Read Data2</td>
      <td>rt寄存器数据输出端口</td>
    </tr>
    <tr>
      <td>WE</td>
      <td>写使能信号，为1时，在时钟边沿触发写入</td>
    </tr>
  </tbody>
</table>

<h4 id="ir">IR</h4>

<p>指令寄存器，用于存放正在执行的指令代码。由于RW模块所需要的寄存器IR太多，因此合在了一起。</p>

<h4 id="alu算术逻辑单元">ALU：算术逻辑单元</h4>

<table>
  <thead>
    <tr>
      <th>result</th>
      <th>ALU运算结果</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>zero</td>
      <td>运算结果标志，结果为0，则zero=1；否则zero=0</td>
    </tr>
    <tr>
      <td>sign</td>
      <td>运算结果标志，结果最高位为0，则sign=0，正数；否则，sign=1，负数</td>
    </tr>
  </tbody>
</table>

<h2 id="实验器材">实验器材</h2>

<p>电脑一台，Xilinx Vivado 2017.4 软件一套，Basys3实验板一块。</p>

<h2 id="实验过程与结果">实验过程与结果</h2>

<h3 id="代码实现">代码实现</h3>

<h4 id="multiplecpuv">MultipleCPU.v</h4>

<p>多周期CPU的顶层连接文件，主要是调用下层模块并将它们输入输出连在一起。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">MultipleCPU</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="o">,</span>
	<span class="kt">input</span> <span class="n">Reset</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">op</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rs</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rt</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rd</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">immediate</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ReadData1</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ReadData2</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteData</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataOut</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">currentAddress</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">newAddress</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">result</span><span class="o">,</span>
	<span class="kt">output</span> <span class="n">PCWre</span>
<span class="p">)</span><span class="o">;</span>
	<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">A</span><span class="o">,</span><span class="n">B</span><span class="o">;</span>
	<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">currentAddress_4</span><span class="o">,</span> <span class="n">extendImmediate</span><span class="o">,</span> <span class="n">currentAddress_immediate</span><span class="o">,</span> <span class="n">outAddress</span><span class="o">,</span> <span class="n">ALUM2DR</span><span class="o">;</span>
	<span class="kt">wire</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteReg</span><span class="o">;</span>
	<span class="kt">wire</span> <span class="p">[</span><span class="mi">25</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">address</span><span class="o">;</span>

	<span class="kt">wire</span> <span class="n">zero</span><span class="o">,</span><span class="n">sign</span><span class="o">,</span> <span class="n">ALUSrcA</span><span class="o">,</span><span class="n">ALUSrcB</span><span class="o">,</span> <span class="n">ALUM2Reg</span><span class="o">,</span> <span class="n">RegWre</span><span class="o">,</span> <span class="n">WrRegData</span><span class="o">,</span> <span class="n">InsMemRW</span><span class="o">,</span> <span class="n">DataMemRW</span><span class="o">,</span> <span class="n">IRWre</span><span class="o">;</span>
	<span class="kt">wire</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ExtSel</span><span class="o">,</span> <span class="n">PCSrc</span><span class="o">,</span> <span class="n">RegOut</span><span class="o">;</span>
	<span class="kt">wire</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALUOp</span><span class="o">;</span>
	<span class="kt">wire</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">RegReadData1</span><span class="o">,</span> <span class="n">RegReadData2</span><span class="o">,</span> <span class="n">RegResult</span><span class="o">,</span> <span class="n">RegDataOut</span><span class="o">;</span>

	<span class="n">ControlUnit</span> <span class="n">cu</span><span class="p">(</span><span class="n">CLK</span><span class="o">,</span> <span class="n">Reset</span><span class="o">,</span> <span class="n">op</span><span class="o">,</span> <span class="n">zero</span><span class="o">,</span><span class="n">sign</span><span class="o">,</span><span class="n">PCWre</span><span class="o">,</span> <span class="n">ALUSrcA</span><span class="o">,</span> <span class="n">ALUSrcB</span><span class="o">,</span> <span class="n">ALUM2Reg</span><span class="o">,</span>
		<span class="n">RegWre</span><span class="o">,</span> <span class="n">WrRegData</span><span class="o">,</span> <span class="n">InsMemRW</span><span class="o">,</span> <span class="n">DataMemRW</span><span class="o">,</span> <span class="n">IRWre</span><span class="o">,</span> <span class="n">ExtSel</span><span class="o">,</span> <span class="n">PCSrc</span><span class="o">,</span> <span class="n">RegOut</span><span class="o">,</span> <span class="n">ALUOp</span><span class="p">)</span><span class="o">;</span>

	<span class="n">PC</span> <span class="n">pc</span><span class="p">(</span><span class="n">CLK</span><span class="o">,</span> <span class="n">Reset</span><span class="o">,</span> <span class="n">PCWre</span><span class="o">,</span> <span class="n">newAddress</span><span class="o">,</span> <span class="n">currentAddress</span><span class="p">)</span><span class="o">;</span>

	<span class="n">InstructionMemory</span> <span class="n">im</span><span class="p">(</span><span class="n">InsMemRW</span><span class="o">,</span> <span class="n">currentAddress</span><span class="o">,</span> <span class="n">CLK</span><span class="o">,</span> <span class="n">IRWre</span><span class="o">,</span> <span class="n">op</span><span class="o">,</span> <span class="n">rs</span><span class="o">,</span> <span class="n">rt</span><span class="o">,</span> <span class="n">rd</span><span class="o">,</span> <span class="n">immediate</span><span class="o">,</span> <span class="n">address</span><span class="p">)</span><span class="o">;</span>

	<span class="n">RegisterFile</span> <span class="n">rf</span><span class="p">(</span><span class="n">CLK</span><span class="o">,</span> <span class="n">RegWre</span><span class="o">,</span> <span class="n">rs</span><span class="o">,</span> <span class="n">rt</span><span class="o">,</span> <span class="n">WriteReg</span><span class="o">,</span> <span class="n">WriteData</span><span class="o">,</span> <span class="n">ReadData1</span><span class="o">,</span> <span class="n">ReadData2</span><span class="p">)</span><span class="o">;</span>

	<span class="n">ALU</span> <span class="n">alu</span><span class="p">(</span><span class="n">ALUOp</span><span class="o">,</span> <span class="n">A</span><span class="o">,</span> <span class="n">B</span><span class="o">,</span> <span class="n">zero</span><span class="o">,</span> <span class="n">result</span><span class="o">,</span><span class="n">sign</span><span class="p">)</span><span class="o">;</span>

	<span class="n">SignZeroExtend</span> <span class="n">sze</span><span class="p">(</span><span class="n">ExtSel</span><span class="o">,</span> <span class="n">immediate</span><span class="o">,</span> <span class="n">extendImmediate</span><span class="p">)</span><span class="o">;</span>

	<span class="n">DataMemory</span> <span class="n">dm</span><span class="p">(</span><span class="n">DataMemRW</span><span class="o">,</span> <span class="n">RegResult</span><span class="o">,</span> <span class="n">RegReadData2</span><span class="o">,</span> <span class="n">DataOut</span><span class="p">)</span><span class="o">;</span>

	<span class="n">PCjump</span> <span class="n">pcj</span><span class="p">(</span><span class="n">currentAddress</span><span class="o">,</span> <span class="n">address</span><span class="o">,</span> <span class="n">outAddress</span><span class="p">)</span><span class="o">;</span>

	<span class="k">assign</span> <span class="n">currentAddress_4</span> <span class="o">=</span> <span class="n">currentAddress</span> <span class="o">+</span> <span class="mi">4</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">currentAddress_immediate</span> <span class="o">=</span> <span class="n">currentAddress_4</span> <span class="o">+</span> <span class="p">(</span><span class="n">extendImmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span><span class="o">;</span>

	<span class="c1">//线转寄存器
</span>	<span class="n">WireToReg</span> <span class="n">wtrA</span><span class="p">(</span><span class="n">CLK</span><span class="o">,</span> <span class="mi">1</span><span class="o">,</span> <span class="n">ReadData1</span><span class="o">,</span> <span class="n">RegReadData1</span><span class="p">)</span><span class="o">;</span>
	<span class="n">WireToReg</span> <span class="n">wtrB</span><span class="p">(</span><span class="n">CLK</span><span class="o">,</span> <span class="mi">1</span><span class="o">,</span> <span class="n">ReadData2</span><span class="o">,</span> <span class="n">RegReadData2</span><span class="p">)</span><span class="o">;</span>
	<span class="n">WireToReg</span> <span class="n">wtrALU</span><span class="p">(</span><span class="n">CLK</span><span class="o">,</span> <span class="mi">1</span><span class="o">,</span> <span class="n">result</span><span class="o">,</span> <span class="n">RegResult</span><span class="p">)</span><span class="o">;</span>
	<span class="n">WireToReg</span> <span class="n">wtrMEM</span><span class="p">(</span><span class="n">CLK</span><span class="o">,</span> <span class="mi">1</span><span class="o">,</span> <span class="n">DataOut</span><span class="o">,</span> <span class="n">RegDataOut</span><span class="p">)</span><span class="o">;</span>

	<span class="c1">//2路选择器
</span>	<span class="n">MUX2L_32</span> <span class="n">mux2_1</span><span class="p">(</span><span class="n">WrRegData</span><span class="o">,</span> <span class="n">currentAddress_4</span><span class="o">,</span> <span class="n">ALUM2DR</span><span class="o">,</span> <span class="n">WriteData</span><span class="p">)</span><span class="o">;</span>
	<span class="n">MUX2L_32</span> <span class="n">mux2_4</span><span class="p">(</span><span class="n">ALUSrcA</span><span class="o">,</span> <span class="n">RegReadData1</span><span class="o">,</span> <span class="n">RegReadData2</span><span class="o">,</span> <span class="n">A</span><span class="p">)</span><span class="o">;</span>
	<span class="n">MUX2L_32</span> <span class="n">mux2_2</span><span class="p">(</span><span class="n">ALUSrcB</span><span class="o">,</span> <span class="n">RegReadData2</span><span class="o">,</span> <span class="n">extendImmediate</span><span class="o">,</span> <span class="n">B</span><span class="p">)</span><span class="o">;</span>
	<span class="n">MUX2L_32</span> <span class="n">mux2_3</span><span class="p">(</span><span class="n">ALUM2Reg</span><span class="o">,</span> <span class="n">result</span><span class="o">,</span> <span class="n">RegDataOut</span><span class="o">,</span> <span class="n">ALUM2DR</span><span class="p">)</span><span class="o">;</span>

	<span class="c1">//4路选择器
</span>	<span class="n">MUX4L_5</span> <span class="n">mux4_1</span><span class="p">(</span><span class="n">RegOut</span><span class="o">,</span> <span class="mb">5'b11111</span><span class="o">,</span> <span class="n">rt</span><span class="o">,</span> <span class="n">rd</span><span class="o">,</span> <span class="mb">5'b00000</span><span class="o">,</span> <span class="n">WriteReg</span><span class="p">)</span><span class="o">;</span>
	<span class="n">MUX4L_32</span> <span class="n">mux4_2</span><span class="p">(</span><span class="n">PCSrc</span><span class="o">,</span> <span class="n">currentAddress_4</span><span class="o">,</span> <span class="n">currentAddress_immediate</span><span class="o">,</span>
		<span class="n">ReadData1</span><span class="o">,</span> <span class="n">outAddress</span><span class="o">,</span> <span class="n">newAddress</span><span class="p">)</span><span class="o">;</span>

<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="controlunitv">ControlUnit.v</h4>

<p>控制信号模块，通过解析op得到该指令的各种控制信号。定义了很多用到的常量，可读性还是比较高的。
控制单元通过输入的zero零标志位与当前指令中对应的指令部分来确定当前整个CPU程序中各模块的工作和协作情况，根据CPU运行逻辑，事先对整个CPU中控制信号的控制，以此来达到指挥各个模块协同工作的目的。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">ControlUnit</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="o">,</span>	<span class="c1">//时钟
</span>	<span class="kt">input</span> <span class="n">reset</span><span class="o">,</span>	<span class="c1">//重置信号
</span>	<span class="kt">input</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">op</span><span class="o">,</span>	<span class="c1">//op操作符
</span>	<span class="kt">input</span> <span class="n">zero</span><span class="o">,</span>	<span class="c1">//ALU的zero输出
</span>	<span class="kt">input</span> <span class="n">sign</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span> <span class="n">PCWre</span><span class="o">,</span>	<span class="c1">//(PC)PC是否更改，如果为0，PC不更改，另外，除D_Tri == 000状态之外，其余状态也不能改变PC的值。
</span>	<span class="kt">output</span> <span class="kt">reg</span> <span class="n">ALUSrcA</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span> <span class="n">ALUSrcB</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span> <span class="n">ALUM2Reg</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span> <span class="n">RegWre</span><span class="o">,</span>	<span class="c1">//(RF)写使能信号，为1时，在时钟上升沿写入
</span>	<span class="kt">output</span> <span class="kt">reg</span> <span class="n">WrRegData</span><span class="o">,</span>	<span class="c1">//2路选择器，判断数据写入是否为PC指令，如果为1，则不是，jar用到
</span>	<span class="kt">output</span> <span class="kt">reg</span> <span class="n">InsMemRW</span><span class="o">,</span>	<span class="c1">//(IM)读写控制信号，1为写，0位读，固定为0
</span>	<span class="kt">output</span> <span class="kt">reg</span> <span class="n">DataMemRW</span><span class="o">,</span>	<span class="c1">//(DM)数据存储器读写控制信号，为1写，为0读
</span>	<span class="kt">output</span> <span class="kt">reg</span> <span class="n">IRWre</span><span class="o">,</span>	<span class="c1">//寄存器写使能，暂时没什么用，固定为1
</span>	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ExtSel</span><span class="o">,</span>	<span class="c1">//(EXT)控制补位，如果为1，进行符号扩展，如果为0，全补0
</span>	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PCSrc</span><span class="o">,</span>	<span class="c1">//4路选择器，选择PC指令来源
</span>	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">RegOut</span><span class="o">,</span>	<span class="c1">//4路选择器，判断写寄存器地址的来源
</span>	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALUOp</span>	<span class="c1">//(ALU)ALU操作控制
</span><span class="p">)</span><span class="o">;</span>
	<span class="k">parameter</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>
		<span class="mi">_</span><span class="n">ADD</span><span class="o">=</span>	<span class="mb">3'b000</span><span class="o">,</span>
		<span class="mi">_</span><span class="n">SUB</span><span class="o">=</span>	<span class="mb">3'b001</span><span class="o">,</span>
		<span class="mi">_</span><span class="n">SLL</span><span class="o">=</span>	<span class="mb">3'b010</span><span class="o">,</span>
		<span class="mi">_</span><span class="n">OR</span><span class="o">=</span>	<span class="mb">3'b011</span><span class="o">,</span>
		<span class="mi">_</span><span class="n">AND</span><span class="o">=</span>	<span class="mb">3'b100</span><span class="o">,</span>
		<span class="mi">_</span><span class="n">SLTU</span><span class="o">=</span>	<span class="mb">3'b101</span><span class="o">,</span>
		<span class="mi">_</span><span class="n">SLT</span><span class="o">=</span>	<span class="mb">3'b110</span><span class="o">,</span>
		<span class="mi">_</span><span class="n">XOR</span><span class="o">=</span>	<span class="mb">3'b111</span><span class="o">,</span>
		<span class="n">IF</span><span class="o">=</span>	<span class="mb">3'b000</span><span class="o">,</span>	<span class="c1">//3位D触发器，代表8个状态
</span>		<span class="n">ID</span><span class="o">=</span>	<span class="mb">3'b001</span><span class="o">,</span>
		<span class="n">EXELS</span><span class="o">=</span>	<span class="mb">3'b010</span><span class="o">,</span>
		<span class="n">MEM</span><span class="o">=</span>	<span class="mb">3'b011</span><span class="o">,</span>
		<span class="n">WBL</span><span class="o">=</span>	<span class="mb">3'b100</span><span class="o">,</span>
		<span class="n">EXEBR</span><span class="o">=</span>	<span class="mb">3'b101</span><span class="o">,</span>
		<span class="n">EXEAL</span><span class="o">=</span>	<span class="mb">3'b110</span><span class="o">,</span>
		<span class="n">WBAL</span><span class="o">=</span>	<span class="mb">3'b111</span><span class="o">;</span>
	<span class="k">parameter</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>
		<span class="n">ADD</span><span class="o">=</span>	<span class="mb">6'b000000</span><span class="o">,</span>
		<span class="n">SUB</span><span class="o">=</span>	<span class="mb">6'b000001</span><span class="o">,</span>
		<span class="n">ADDIU</span><span class="o">=</span>	<span class="mb">6'b000010</span><span class="o">,</span>
		<span class="n">AND</span><span class="o">=</span>	<span class="mb">6'b010000</span><span class="o">,</span>
		<span class="n">ANDI</span><span class="o">=</span>	<span class="mb">6'b010001</span><span class="o">,</span>
		<span class="n">ORI</span><span class="o">=</span>	<span class="mb">6'b010010</span><span class="o">,</span>
		<span class="n">XORI</span><span class="o">=</span>	<span class="mb">6'b010011</span><span class="o">,</span>
		<span class="n">SLL</span><span class="o">=</span>	<span class="mb">6'b011000</span><span class="o">,</span>
		<span class="n">SLTI</span><span class="o">=</span>	<span class="mb">6'b100110</span><span class="o">,</span>
		<span class="n">SLT</span><span class="o">=</span>	<span class="mb">6'b100111</span><span class="o">,</span>
		<span class="n">SW</span><span class="o">=</span>	<span class="mb">6'b110000</span><span class="o">,</span>
		<span class="n">LW</span><span class="o">=</span>	<span class="mb">6'b110001</span><span class="o">,</span>
		<span class="n">BEQ</span><span class="o">=</span>	<span class="mb">6'b110100</span><span class="o">,</span>
		<span class="n">BNE</span><span class="o">=</span>	<span class="mb">6'b110101</span><span class="o">,</span>
		<span class="n">BLTZ</span><span class="o">=</span>	<span class="mb">6'b110110</span><span class="o">,</span>
		<span class="n">J</span><span class="o">=</span>	<span class="mb">6'b111000</span><span class="o">,</span>
		<span class="n">JR</span><span class="o">=</span>	<span class="mb">6'b111001</span><span class="o">,</span>
		<span class="n">JAL</span><span class="o">=</span>	<span class="mb">6'b111010</span><span class="o">,</span>
		<span class="n">HALT</span><span class="o">=</span>	<span class="mb">6'b111111</span><span class="o">;</span>

	<span class="kt">reg</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">D_Tri</span><span class="o">;</span>

	<span class="k">initial</span> <span class="k">begin</span>
		<span class="n">PCWre</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="n">ALUSrcB</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="n">ALUM2Reg</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="n">RegWre</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="n">WrRegData</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="c1">//no change
</span>		<span class="n">InsMemRW</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="n">DataMemRW</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="c1">//no change
</span>		<span class="n">IRWre</span><span class="o">=</span><span class="mi">1</span><span class="o">;</span>
		<span class="n">ExtSel</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="n">PCSrc</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="n">RegOut</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="n">ALUOp</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		<span class="n">D_Tri</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
	<span class="k">end</span>

	<span class="c1">//D触发器变化，PS：为了避免竞争冒险，所有值变化改为下降沿触发
</span>	<span class="c1">//PCWre，RegWre和DataMemRW的变化影响很大，要在这里写
</span>	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">negedge</span> <span class="n">CLK</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">reset</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">if</span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="k">begin</span><span class="c1">//重置属性
</span>			<span class="n">D_Tri</span><span class="o">=</span><span class="n">IF</span><span class="o">;</span>
			<span class="n">PCWre</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
			<span class="n">RegWre</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
		 <span class="k">end</span>
		<span class="k">else</span> <span class="k">begin</span>
			<span class="k">case</span> <span class="p">(</span><span class="n">D_Tri</span><span class="p">)</span>
				<span class="c1">//IF -&gt; ID
</span>				<span class="nl">IF:</span> <span class="k">begin</span>
					<span class="n">D_Tri</span> <span class="o">&lt;=</span> <span class="n">ID</span><span class="o">;</span>
					<span class="c1">//禁止写指令，寄存器，和内存
</span>					<span class="n">PCWre</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
					<span class="n">RegWre</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
					<span class="n">DataMemRW</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
				<span class="k">end</span>
				<span class="c1">//ID -&gt; EXE
</span>				<span class="nl">ID:</span><span class="k">begin</span>
					<span class="k">case</span> <span class="p">(</span><span class="n">op</span><span class="p">)</span>
						<span class="c1">//如果是BEQ指令，跳到EXEBR
</span>						<span class="n">BEQ</span><span class="o">,</span> <span class="n">BNE</span><span class="o">,</span> <span class="n">BLTZ</span><span class="o">:</span>  <span class="n">D_Tri</span> <span class="o">&lt;=</span> <span class="n">EXEBR</span><span class="o">;</span>
						<span class="c1">//如果是SW，LW指令，跳到EXELS
</span>						<span class="n">SW</span><span class="o">,</span> <span class="n">LW</span><span class="o">:</span>  <span class="n">D_Tri</span> <span class="o">&lt;=</span> <span class="n">EXELS</span><span class="o">;</span>
						<span class="c1">//如果是j，JAL，JR，HALT，跳到IF
</span>						<span class="n">J</span><span class="o">,</span> <span class="n">JAL</span><span class="o">,</span> <span class="n">JR</span><span class="o">,</span> <span class="n">HALT</span><span class="o">:</span><span class="k">begin</span>
						   <span class="n">D_Tri</span><span class="o">=</span><span class="n">IF</span><span class="o">;</span>
							<span class="c1">//如果指令是HALT，禁止写指令
</span>							<span class="k">if</span> <span class="p">(</span><span class="n">op</span> <span class="o">==</span> <span class="n">HALT</span><span class="p">)</span>  <span class="n">PCWre</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
							<span class="k">else</span>  <span class="n">PCWre</span><span class="o">=</span><span class="mi">1</span><span class="o">;</span>
							<span class="c1">//如果指令是JAL，允许写寄存器
</span>							<span class="k">if</span> <span class="p">(</span><span class="n">op</span> <span class="o">==</span> <span class="n">JAL</span><span class="p">)</span>  <span class="n">RegWre</span><span class="o">=</span><span class="mi">1</span><span class="o">;</span>
							<span class="k">else</span>  <span class="n">RegWre</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
						<span class="k">end</span>
						<span class="c1">//其他，跳到EXEAL
</span>						<span class="nl">default:</span>  <span class="n">D_Tri</span><span class="o">=</span><span class="n">EXEAL</span><span class="o">;</span>
					<span class="k">endcase</span>
				 <span class="k">end</span>
				<span class="c1">//EXEAL -&gt; WBAL
</span>				<span class="nl">EXEAL:</span><span class="k">begin</span>
					<span class="n">D_Tri</span><span class="o">=</span><span class="n">WBAL</span><span class="o">;</span>
					<span class="c1">//允许写寄存器
</span>					<span class="n">RegWre</span><span class="o">=</span><span class="mi">1</span><span class="o">;</span>
				<span class="k">end</span>
				<span class="c1">//EXELS -&gt; MEM
</span>				<span class="nl">EXELS:</span><span class="k">begin</span>
					<span class="n">D_Tri</span><span class="o">=</span><span class="n">MEM</span><span class="o">;</span>
					<span class="c1">//如果指令为SW，允许写内存
</span>					<span class="k">if</span> <span class="p">(</span><span class="n">op</span> <span class="o">==</span> <span class="n">SW</span><span class="p">)</span>  <span class="n">DataMemRW</span><span class="o">=</span><span class="mi">1</span><span class="o">;</span>
				<span class="k">end</span>
				<span class="c1">//MEM -&gt; WBL
</span>				<span class="nl">MEM:</span><span class="k">begin</span>
					<span class="c1">//如果指令为SW，MEM -&gt; IF
</span>					<span class="k">if</span> <span class="p">(</span><span class="n">op</span> <span class="o">==</span> <span class="n">SW</span><span class="p">)</span><span class="k">begin</span>
						<span class="n">D_Tri</span><span class="o">=</span><span class="n">IF</span><span class="o">;</span>
						<span class="c1">//允许写指令
</span>						<span class="n">PCWre</span><span class="o">=</span><span class="mi">1</span><span class="o">;</span>
					<span class="k">end</span>
					<span class="c1">//如果指令为LW，MEM -&gt; WBL
</span>					<span class="k">else</span> <span class="k">begin</span>
						<span class="n">D_Tri</span><span class="o">=</span><span class="n">WBL</span><span class="o">;</span>
						<span class="c1">//允许写寄存器
</span>						<span class="n">RegWre</span><span class="o">=</span><span class="mi">1</span><span class="o">;</span>
					<span class="k">end</span>
				<span class="k">end</span>
				<span class="c1">//其他 -&gt; IF
</span>				<span class="nl">default:</span><span class="k">begin</span>
					<span class="n">D_Tri</span><span class="o">=</span><span class="n">IF</span><span class="o">;</span>
					<span class="c1">//允许写指令
</span>					<span class="n">PCWre</span><span class="o">=</span><span class="mi">1</span><span class="o">;</span>
					<span class="c1">//禁止写寄存器
</span>					<span class="n">RegWre</span><span class="o">=</span><span class="mi">0</span><span class="o">;</span>
				<span class="k">end</span>
			<span class="k">endcase</span>
		<span class="k">end</span>
	<span class="k">end</span>

	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="n">op</span> <span class="kt">or</span> <span class="n">zero</span><span class="p">)</span><span class="k">begin</span><span class="c1">//一般信号
</span>		<span class="n">ALUSrcA</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">SLL</span><span class="o">;</span>
		<span class="n">ALUSrcB</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">ADDIU</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">ANDI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">ORI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">XORI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">SLTI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">LW</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">SW</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">SLL</span><span class="o">;</span>
		<span class="n">ALUM2Reg</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">LW</span><span class="o">;</span>
		<span class="n">WrRegData</span><span class="o">=</span>	<span class="n">op</span><span class="o">!=</span><span class="n">JAL</span><span class="o">;</span>	<span class="c1">//2路选择器，判断数据写入是否为PC指令，如果为1，则不是，jar用到
</span>		<span class="n">InsMemRW</span><span class="o">=</span>	<span class="mi">0</span><span class="o">;</span><span class="c1">//(IM)读写控制信号，1为写，0位读，固定为0
</span>		<span class="n">IRWre</span><span class="o">=</span>	<span class="mi">1</span><span class="o">;</span>   <span class="c1">//寄存器写使能，暂时没什么用，固定为1
</span>		<span class="n">ExtSel</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">SLL</span><span class="o">?</span><span class="mb">2'b00</span><span class="o">:</span><span class="n">op</span><span class="o">==</span><span class="n">ANDI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">XORI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">ORI</span><span class="o">?</span><span class="mb">2'b01</span><span class="o">:</span><span class="mb">2'b10</span><span class="o">;</span> <span class="c1">//(EXT)控制补位，如果为1，进行符号扩展，如果为0，全补0
</span>		<span class="n">PCSrc</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">J</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">JAL</span><span class="o">?</span><span class="mb">2'b11</span><span class="o">:</span>
				<span class="n">op</span><span class="o">==</span><span class="n">JR</span><span class="o">?</span><span class="mb">2'b10</span><span class="o">:</span>
				<span class="p">(</span><span class="n">op</span><span class="o">==</span><span class="n">BEQ</span><span class="o">&amp;&amp;</span><span class="n">zero</span><span class="o">==</span><span class="mi">1</span><span class="p">)</span><span class="o">||</span><span class="p">(</span><span class="n">op</span><span class="o">==</span><span class="n">BNE</span><span class="o">&amp;&amp;</span><span class="n">zero</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="o">||</span><span class="p">(</span><span class="n">op</span><span class="o">==</span><span class="n">BLTZ</span><span class="o">&amp;&amp;</span><span class="n">sign</span><span class="o">==</span><span class="mi">1</span><span class="p">)</span><span class="o">?</span><span class="mb">2'b01</span><span class="o">:</span>
				<span class="mb">2'b00</span><span class="o">;</span>  <span class="c1">//4路选择器，选择PC指令来源
</span>		<span class="n">RegOut</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">JAL</span><span class="o">?</span><span class="mb">2'b00</span><span class="o">:</span>
				<span class="n">op</span><span class="o">==</span><span class="n">ADD</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">SUB</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">AND</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">SLT</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">SLL</span><span class="o">?</span><span class="mb">2'b10</span><span class="o">:</span>
				<span class="mb">2'b01</span><span class="o">;</span> <span class="c1">//4路选择器，判断写寄存器地址的来源
</span>		<span class="n">ALUOp</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">SUB</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">BEQ</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">BNE</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">BLTZ</span><span class="o">?</span><span class="mi">_</span><span class="n">SUB</span><span class="o">:</span>
				<span class="n">op</span><span class="o">==</span><span class="n">SLL</span><span class="o">?</span><span class="mi">_</span><span class="n">SLL</span><span class="o">:</span>
				<span class="n">op</span><span class="o">==</span><span class="n">ORI</span><span class="o">?</span><span class="mi">_</span><span class="n">OR</span><span class="o">:</span>
				<span class="n">op</span><span class="o">==</span><span class="n">ANDI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">AND</span><span class="o">?</span><span class="mi">_</span><span class="n">AND</span><span class="o">:</span>
				<span class="n">op</span><span class="o">==</span><span class="n">SLT</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">SLTI</span><span class="o">?</span><span class="mi">_</span><span class="n">SLT</span><span class="o">:</span>
				<span class="n">op</span><span class="o">==</span><span class="n">XORI</span><span class="o">?</span><span class="mi">_</span><span class="n">XOR</span><span class="o">:</span><span class="mi">_</span><span class="n">ADD</span><span class="o">;</span>	<span class="c1">//(ALU)ALU操作控制
</span>	 <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="aluv">ALU.v</h4>

<p>该部分为算术逻辑单元，用于逻辑指令计算和跳转指令比较。ALUOp用于控制算数的类型，A、B为输入数，result为运算结果，zero、sign主要用于beq、bne、bltz等指令的判断。
ALU算术逻辑单元的功能是根据控制信号从输入的数据中选取对应的操作数，根据操作码进行运算并输出结果与零标志位。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">ALU</span><span class="p">(</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALUOp</span><span class="o">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">A</span><span class="o">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">B</span><span class="o">,</span>
	<span class="kt">output</span> <span class="n">zero</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">result</span><span class="o">,</span>
	<span class="kt">output</span> <span class="n">sign</span>
<span class="p">)</span><span class="o">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">ADD</span><span class="o">=</span>	<span class="mb">3'b000</span><span class="o">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SUB</span><span class="o">=</span>	<span class="mb">3'b001</span><span class="o">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SLL</span><span class="o">=</span>	<span class="mb">3'b010</span><span class="o">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">OR</span><span class="o">=</span>	<span class="mb">3'b011</span><span class="o">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">AND</span><span class="o">=</span>	<span class="mb">3'b100</span><span class="o">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SLTU</span><span class="o">=</span>	<span class="mb">3'b101</span><span class="o">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SLT</span><span class="o">=</span>	<span class="mb">3'b110</span><span class="o">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">XOR</span><span class="o">=</span>	<span class="mb">3'b111</span><span class="o">;</span>

	<span class="k">assign</span> <span class="n">zero</span><span class="o">=</span>	<span class="n">result</span><span class="o">==</span><span class="mi">0</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">sign</span><span class="o">=</span>	<span class="n">result</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span><span class="o">;</span>

	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">case</span><span class="p">(</span><span class="n">ALUOp</span><span class="p">)</span>
		<span class="nl">_ADD:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">+</span><span class="n">B</span><span class="o">;</span>
		<span class="nl">_SUB:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">-</span><span class="n">B</span><span class="o">;</span>
		<span class="nl">_SLL:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">&lt;&lt;</span><span class="n">B</span><span class="o">;</span>
		<span class="nl">_OR:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">|</span><span class="n">B</span><span class="o">;</span>
		<span class="nl">_AND:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">&amp;</span><span class="n">B</span><span class="o">;</span>
		<span class="nl">_SLTU:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">&lt;</span><span class="n">B</span><span class="o">;</span>
		<span class="nl">_SLT:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span><span class="o">!=</span><span class="n">B</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span><span class="o">?</span><span class="n">A</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span><span class="o">&gt;</span><span class="n">B</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span><span class="o">:</span><span class="n">A</span><span class="o">&lt;</span><span class="n">B</span><span class="o">;</span>
		<span class="nl">_XOR:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">^</span><span class="n">B</span><span class="o">;</span>
		<span class="nl">default:</span>	<span class="n">result</span><span class="o">=</span>	<span class="mi">0</span><span class="o">;</span>
		<span class="k">endcase</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="datamemoryv">DataMemory.v</h4>

<p>该部分控制内存存储，用于内存存储、读写。用256大小的8位寄存器数组模拟内存，采用小端模式。
DataMenRW控制内存读写。由于指令为真实地址，所以不需要<code class="highlighter-rouge">&lt;&lt;2</code>。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">DataMemory</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">DataMemRW</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DAddr</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataIn</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataOut</span>
<span class="p">)</span><span class="o">;</span>
	<span class="kt">reg</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">memory</span><span class="p">[</span><span class="mi">0</span><span class="o">:</span><span class="mi">255</span><span class="p">]</span><span class="o">;</span>
	<span class="kt">integer</span> <span class="n">i</span><span class="o">;</span>
	<span class="k">initial</span>  <span class="k">begin</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="o">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">256</span><span class="o">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span><span class="n">memory</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="o">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="o">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span><span class="n">DataOut</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
	<span class="k">end</span>

	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="n">DAddr</span> <span class="kt">or</span> <span class="n">DataMemRW</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">DataMemRW</span><span class="p">)</span><span class="k">begin</span>
		   <span class="n">memory</span><span class="p">[</span><span class="n">DAddr</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">DataIn</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">24</span><span class="p">]</span><span class="o">;</span>
			<span class="n">memory</span><span class="p">[</span><span class="n">DAddr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">DataIn</span><span class="p">[</span><span class="mi">23</span><span class="o">:</span><span class="mi">16</span><span class="p">]</span><span class="o">;</span>
			<span class="n">memory</span><span class="p">[</span><span class="n">DAddr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">DataIn</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">8</span><span class="p">]</span><span class="o">;</span>
			<span class="n">memory</span><span class="p">[</span><span class="n">DAddr</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">DataIn</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
		<span class="k">end</span>
		<span class="k">else</span> <span class="k">begin</span>
		   <span class="n">DataOut</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">24</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">memory</span><span class="p">[</span><span class="n">DAddr</span><span class="p">]</span><span class="o">;</span>
			<span class="n">DataOut</span><span class="p">[</span><span class="mi">23</span><span class="o">:</span><span class="mi">16</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">memory</span><span class="p">[</span><span class="n">DAddr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span><span class="o">;</span>
			<span class="n">DataOut</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">8</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">memory</span><span class="p">[</span><span class="n">DAddr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span><span class="o">;</span>
			<span class="n">DataOut</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">memory</span><span class="p">[</span><span class="n">DAddr</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span><span class="o">;</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="instructionmemoryv">InstructionMemory.v</h4>

<p>该部分为指令寄存器，通过一个256大小的8位寄存器数组来保存从文件输入的全部指令。然后通过输入的地址，找到相应的指令，输出到IDataOut。
指令存储器的功能是存储读入的所有32-bit位宽的指令，根据程序计数器PC中的指令地址进行取指令操作并对指令类型进行分析，通过指令类型对所取指令的各字段进行区分识别，最后将对应部分传递给其他模块进行后续处理。
指令存储器中每个单元的位宽为8-bit，也就是存储每条32-bit位宽的指令都需要占据4个单元，所以第n（n大于或等于0）条指令所对应的起始地址为4n，且占据第4n，4n+1，4n+2，4n+3这四个单元。取出指令就是将这四个单元分别取出，因为指令的存储服从高位指令存储在低位地址的规则，所以4n单元中的字段是该条指令的最高8位，后面以此类推，并通过左移操作将指令的四个单元部分移动到相对应的位置，以此来得到所存指令。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">InstructionMemory</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">InsMemRW</span><span class="o">,</span>	<span class="c1">//读写控制信号，1为写，0位读
</span>	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">IAddr</span><span class="o">,</span>	<span class="c1">//指令地址输入入口
</span>	<span class="c1">//input IDataIn,	//没用到
</span>	<span class="kt">input</span> <span class="n">CLK</span><span class="o">,</span>	<span class="c1">//时钟信号
</span>	<span class="kt">input</span> <span class="n">IRWre</span><span class="o">,</span>	<span class="c1">//输出寄存器写使能
</span>	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">op</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rs</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rt</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rd</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">immediate</span><span class="o">,</span>	<span class="c1">//指令代码分时段输出
</span>	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">25</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">address</span>
<span class="p">)</span><span class="o">;</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mem</span><span class="p">[</span><span class="mi">0</span><span class="o">:</span><span class="mi">255</span><span class="p">]</span><span class="o">;</span>	<span class="c1">//新建一个256位的数组用于储存指令
</span>
	<span class="k">initial</span> <span class="k">begin</span>
		<span class="c1">//初始化
</span>		<span class="n">op</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
		<span class="n">rs</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
		<span class="n">rt</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
		<span class="n">rd</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
		<span class="n">immediate</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
		<span class="n">address</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
		<span class="p">$</span><span class="nb">readmemb</span><span class="p">(</span><span class="s">"C:/Users/wukan/Documents/VIVADO/MultipleCPU/input.txt"</span><span class="o">,</span><span class="n">mem</span><span class="p">)</span><span class="o">;</span>
	<span class="k">end</span>

	<span class="c1">//从地址取值，然后输出
</span>	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">CLK</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">IRWre</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IRWre</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span><span class="k">begin</span>
			<span class="n">op</span> <span class="o">=</span> <span class="n">mem</span><span class="p">[</span><span class="n">IAddr</span><span class="p">][</span><span class="mi">7</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span><span class="o">;</span>
			<span class="n">rs</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">mem</span><span class="p">[</span><span class="n">IAddr</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
			<span class="n">rs</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mem</span><span class="p">[</span><span class="n">IAddr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">][</span><span class="mi">7</span><span class="o">:</span><span class="mi">5</span><span class="p">]</span><span class="o">;</span>
			<span class="n">rt</span> <span class="o">=</span> <span class="n">mem</span><span class="p">[</span><span class="n">IAddr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">][</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
			<span class="n">rd</span> <span class="o">=</span> <span class="n">mem</span><span class="p">[</span><span class="n">IAddr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">][</span><span class="mi">7</span><span class="o">:</span><span class="mi">3</span><span class="p">]</span><span class="o">;</span>
			<span class="n">immediate</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="n">mem</span><span class="p">[</span><span class="n">IAddr</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span><span class="o">;</span>
			<span class="n">immediate</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mem</span><span class="p">[</span><span class="n">IAddr</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span><span class="o">;</span>
			<span class="c1">//地址赋值
</span>			<span class="n">address</span><span class="p">[</span><span class="mi">25</span><span class="o">:</span><span class="mi">21</span><span class="p">]</span> <span class="o">=</span> <span class="n">rs</span><span class="o">;</span>
			<span class="n">address</span><span class="p">[</span><span class="mi">20</span><span class="o">:</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="n">rt</span><span class="o">;</span>
			<span class="n">address</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">immediate</span><span class="o">;</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="mux2l_32v">MUX2L_32.v</h4>

<p>三十二线双路选择器。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">MUX2L_32</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">control</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in0</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in1</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">out</span>
<span class="p">)</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">control</span> <span class="o">?</span> <span class="n">in1</span> <span class="o">:</span> <span class="n">in0</span><span class="o">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="mux4l_32v">MUX4L_32.v</h4>

<p>三十二线四路选择器。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">MUX4L_32</span><span class="p">(</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="n">control</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in00</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in01</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in10</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in11</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">out</span>
<span class="p">)</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">control</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">?</span> <span class="p">(</span><span class="n">control</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">?</span> <span class="n">in11</span> <span class="o">:</span> <span class="n">in01</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">control</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">?</span> <span class="n">in10</span> <span class="o">:</span> <span class="n">in00</span><span class="p">)</span><span class="o">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="mux4l_5v">MUX4L_5.v</h4>

<p>五线四路选择器。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">MUX4L_5</span><span class="p">(</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">control</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in00</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in01</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in10</span><span class="o">,</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">in11</span><span class="o">,</span>
	<span class="kt">output</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">out</span>
<span class="p">)</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">control</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">?</span> <span class="p">(</span><span class="n">control</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">?</span> <span class="n">in11</span> <span class="o">:</span> <span class="n">in01</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">control</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">?</span> <span class="n">in10</span> <span class="o">:</span> <span class="n">in00</span><span class="p">)</span><span class="o">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="pcv">PC.v</h4>

<p>CLK上升沿触发，更改指令地址。由于指令地址存储在寄存器里，一开始需要赋currentAddress为0。Reset是重置信号，当为1时，指令寄存器地址重置。PCWre的作用为保留现场，如果PCWre为0，指令地址不变。
PC程序计数器用于存放当前指令的地址，当PC的值发生改变的时候，CPU会根据程序计数器PC中新得到的指令地址，从指令存储器中取出对应地址的指令，根据PCSrc控制信号的值选择指令地址是要进行PC+4或者跳转等操作。若PC程序计数器检测到Reset输入信号为1时，则对程序计数器存储的当前指令地址进行清零处理。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">PC</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="o">,</span>	<span class="c1">//时钟
</span>	<span class="kt">input</span> <span class="n">Reset</span><span class="o">,</span>	<span class="c1">//重置信号
</span>	<span class="kt">input</span> <span class="n">PCWre</span><span class="o">,</span>	<span class="c1">//PC是否更改，如果为0，PC不更改
</span>	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">newAddress</span><span class="o">,</span>	<span class="c1">//新指令
</span>	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">currentAddress</span>	<span class="c1">//当前指令
</span><span class="p">)</span><span class="o">;</span>
	<span class="k">initial</span> <span class="k">begin</span>
		<span class="n">currentAddress</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>  <span class="c1">//非阻塞赋值
</span>	<span class="k">end</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">CLK</span> <span class="kt">or</span> <span class="kt">posedge</span> <span class="n">Reset</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">Reset</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>  <span class="n">currentAddress</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>  <span class="c1">//如果重置，赋值为0
</span>		<span class="k">else</span> <span class="k">begin</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">PCWre</span><span class="p">)</span>  <span class="n">currentAddress</span> <span class="o">&lt;=</span> <span class="n">newAddress</span><span class="o">;</span>
			<span class="k">else</span>  <span class="n">currentAddress</span> <span class="o">&lt;=</span> <span class="n">currentAddress</span><span class="o">;</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="pcjumpv">PCjump.v</h4>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">PCjump</span><span class="p">(</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PC0</span><span class="o">,</span>	<span class="c1">//指令
</span>	<span class="kt">input</span> <span class="p">[</span><span class="mi">25</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">inAddress</span><span class="o">,</span>	<span class="c1">//输入地址
</span>	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">outAddress</span>	<span class="c1">//输出地址(指令)
</span><span class="p">)</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">outAddress</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="n">PC0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">28</span><span class="p">]</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">outAddress</span><span class="p">[</span><span class="mi">27</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">inAddress</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">outAddress</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mb">2'b00</span><span class="o">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="registerfilev">RegisterFile.v</h4>

<p>该部分为寄存器读写单元，储存寄存器组，并根据地址对寄存器组进行读写。WE的作用是控制寄存器是否写入。同上，通过一个32大小的32位寄存器数组来模拟寄存器，开始时全部置0。通过访问寄存器的地址，来获取寄存器里面的值，并进行操作。（由于$0恒为0，所以写入寄存器的地址不能为0）
寄存器组中的每个寄存器位宽32-bit,是存放ALU计算所需要的临时数据的,与数据存储器不同，可能会在程序执行的过程中被多次覆盖，而数据存储器内的数据一般只有sw指令才能进行修改覆盖。寄存器组会根据操作码opCode与rs，rt字段相应的地址读取数据,同时将rs，rt寄存器的地址和其中的数据输出，在CLK的下降沿到来时将数据存放到rd或者rt字段的相应地址的寄存器内。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">RegisterFile</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="o">,</span>	<span class="c1">//时钟
</span>	<span class="kt">input</span> <span class="n">RegWre</span><span class="o">,</span>	<span class="c1">//写使能信号，为1时，在时钟上升沿写入
</span>	<span class="kt">input</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rs</span><span class="o">,</span>	<span class="c1">//rs寄存器地址输入端口
</span>	<span class="kt">input</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rt</span><span class="o">,</span>	<span class="c1">//rt寄存器地址输入端口
</span>	<span class="kt">input</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteReg</span><span class="o">,</span>	<span class="c1">//将数据写入的寄存器端口，其地址来源rt或rd字段
</span>	<span class="kt">input</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteData</span><span class="o">,</span>	<span class="c1">//写入寄存器的数据输入端口
</span>	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ReadData1</span><span class="o">,</span>	<span class="c1">//rs数据输出端口
</span>	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ReadData2</span>	<span class="c1">//rt数据输出端口
</span><span class="p">)</span><span class="o">;</span>

	<span class="kt">reg</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">register</span><span class="p">[</span><span class="mi">0</span><span class="o">:</span><span class="mi">31</span><span class="p">]</span><span class="o">;</span>  <span class="c1">//新建32个寄存器，用于操作
</span>	<span class="c1">//初始时，将32个寄存器和ReadData全部赋值为0
</span>	<span class="kt">integer</span> <span class="n">i</span><span class="o">;</span>
	<span class="k">initial</span> <span class="k">begin</span>
		<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="o">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="o">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span>  <span class="n">register</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
	<span class="k">end</span>

	<span class="c1">//直接读寄存器
</span>	<span class="k">assign</span> <span class="n">ReadData1</span> <span class="o">=</span> <span class="n">register</span><span class="p">[</span><span class="n">rs</span><span class="p">]</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">ReadData2</span> <span class="o">=</span> <span class="n">register</span><span class="p">[</span><span class="n">rt</span><span class="p">]</span><span class="o">;</span>

	<span class="c1">//接受信号并读寄存器
</span>	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">CLK</span><span class="p">)</span><span class="k">begin</span>
		<span class="c1">//如果寄存器不为0，并且RegWre为真，写入数据
</span>		<span class="k">if</span> <span class="p">(</span><span class="n">RegWre</span> <span class="o">&amp;&amp;</span> <span class="n">WriteReg</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>  <span class="n">register</span><span class="p">[</span><span class="n">WriteReg</span><span class="p">]</span> <span class="o">=</span> <span class="n">WriteData</span><span class="o">;</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="signzeroextendv">SignZeroExtend.v</h4>

<p>比较简单的一个模块，用于立即数的扩展。ExtSel为控制补位信号。判断后，将extendImmediate的前16位全补1或0即可。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">SignZeroExtend</span><span class="p">(</span>
	<span class="kt">input</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="n">ExtSel</span><span class="o">,</span>	<span class="c1">//控制补位，如果为1X，进行符号扩展；01，immediate全补0；00，sa全补0
</span>	<span class="kt">input</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">immediate</span><span class="o">,</span>	<span class="c1">//16位立即数
</span>	<span class="kt">output</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">extendImmediate</span>	<span class="c1">//输出的32位立即数
</span><span class="p">)</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">extendImmediate</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">ExtSel</span> <span class="o">==</span> <span class="mb">2'b00</span><span class="p">)</span> <span class="o">?</span> <span class="n">immediate</span><span class="p">[</span><span class="mi">10</span><span class="o">:</span><span class="mi">6</span><span class="p">]</span> <span class="o">:</span> <span class="n">immediate</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">extendImmediate</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">ExtSel</span> <span class="o">==</span> <span class="mb">2'b00</span><span class="p">)</span> <span class="o">?</span> <span class="mb">3'b00000000000</span> <span class="o">:</span> <span class="n">immediate</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">5</span><span class="p">]</span><span class="o">;</span>
	<span class="k">assign</span> <span class="n">extendImmediate</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">ExtSel</span> <span class="o">==</span> <span class="mb">2'b10</span><span class="p">)</span> <span class="o">?</span> <span class="p">(</span><span class="n">immediate</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">?</span> <span class="mh">16'hffff</span> <span class="o">:</span> <span class="mh">16'h0000</span><span class="p">)</span> <span class="o">:</span> <span class="mh">16'h0000</span><span class="o">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h3 id="仿真检验">仿真检验</h3>

<h4 id="编写一个编译器将mips汇编程序编译为二进制机器码">编写一个编译器，将MIPS汇编程序编译为二进制机器码</h4>

<p>使用支持<code class="highlighter-rouge">c++11</code>以上标准的编译器编译下述代码，得到编译器<code class="highlighter-rouge">wkmips</code>。</p>

<div class="language-cpp highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">#include &lt;bits/stdc++.h&gt;
#define TRANS(s, len) (bitset&lt;len&gt;(stoi(s, 0, 0)).to_string())
</span><span class="k">using</span> <span class="k">namespace</span> <span class="n">std</span><span class="p">;</span>
<span class="n">string</span> <span class="nf">compiler</span><span class="p">(</span><span class="n">string</span> <span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="n">unordered_map</span><span class="o">&lt;</span><span class="n">string</span><span class="p">,</span> <span class="n">string</span><span class="o">&gt;</span> <span class="n">mp</span><span class="p">{</span>
		<span class="p">{</span><span class="s">"add"</span><span class="p">,</span> <span class="s">"000000"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"sub"</span><span class="p">,</span> <span class="s">"000001"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"addiu"</span><span class="p">,</span> <span class="s">"000010"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"and"</span><span class="p">,</span> <span class="s">"010000"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"andi"</span><span class="p">,</span> <span class="s">"010001"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"ori"</span><span class="p">,</span> <span class="s">"010010"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"xori"</span><span class="p">,</span> <span class="s">"010011"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"sll"</span><span class="p">,</span> <span class="s">"011000"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"slti"</span><span class="p">,</span> <span class="s">"100110"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"slt"</span><span class="p">,</span> <span class="s">"100111"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"sw"</span><span class="p">,</span> <span class="s">"110000"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"lw"</span><span class="p">,</span> <span class="s">"110001"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"beq"</span><span class="p">,</span> <span class="s">"110100"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"bne"</span><span class="p">,</span> <span class="s">"110101"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"bltz"</span><span class="p">,</span> <span class="s">"110110"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"j"</span><span class="p">,</span> <span class="s">"111000"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"jr"</span><span class="p">,</span> <span class="s">"111001"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"jal"</span><span class="p">,</span> <span class="s">"111010"</span><span class="p">},</span>
		<span class="p">{</span><span class="s">"halt"</span><span class="p">,</span> <span class="s">"111111"</span><span class="p">}};</span>
	<span class="n">vector</span><span class="o">&lt;</span><span class="n">string</span><span class="o">&gt;</span> <span class="n">v</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="kt">char</span> <span class="o">&amp;</span><span class="n">c</span> <span class="o">:</span> <span class="n">s</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">isgraph</span><span class="p">(</span><span class="n">c</span><span class="p">)</span> <span class="o">||</span> <span class="n">c</span> <span class="o">==</span> <span class="sc">'$'</span> <span class="o">||</span> <span class="n">c</span> <span class="o">==</span> <span class="sc">'('</span> <span class="o">||</span> <span class="n">c</span> <span class="o">==</span> <span class="sc">')'</span><span class="p">)</span>
			<span class="n">c</span> <span class="o">=</span> <span class="sc">','</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">istringstream</span> <span class="n">sin</span><span class="p">(</span><span class="n">s</span><span class="p">);</span> <span class="n">getline</span><span class="p">(</span><span class="n">sin</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="sc">','</span><span class="p">);)</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s</span><span class="p">.</span><span class="n">empty</span><span class="p">())</span>
			<span class="n">v</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">.</span><span class="n">empty</span><span class="p">())</span>
		<span class="k">return</span> <span class="s">""</span><span class="p">;</span>
	<span class="n">s</span> <span class="o">=</span> <span class="n">mp</span><span class="p">[</span><span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">.</span><span class="n">size</span><span class="p">()</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">s</span> <span class="o">+=</span> <span class="n">string</span><span class="p">(</span><span class="mi">26</span><span class="p">,</span> <span class="sc">'0'</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">.</span><span class="n">size</span><span class="p">()</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="s">"jr"</span><span class="p">)</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">string</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="sc">'0'</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">bitset</span><span class="o">&lt;</span><span class="mi">26</span><span class="o">&gt;</span><span class="p">(</span><span class="n">stoi</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">).</span><span class="n">to_string</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">.</span><span class="n">size</span><span class="p">()</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="s">"bltz"</span><span class="p">)</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">string</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="sc">'0'</span><span class="p">)</span> <span class="o">+</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="mi">16</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="mi">21</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">else</span>
	<span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="s">"sw"</span> <span class="o">||</span> <span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="s">"lw"</span><span class="p">)</span>
			<span class="n">swap</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="s">"sll"</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">string</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="sc">'0'</span><span class="p">);</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">5</span><span class="p">);</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">string</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="sc">'0'</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">find</span><span class="p">(</span><span class="sc">'i'</span><span class="p">)</span> <span class="o">!=</span> <span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">npos</span> <span class="o">||</span> <span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="s">"sw"</span> <span class="o">||</span> <span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="s">"lw"</span> <span class="o">||</span> <span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="s">"beq"</span> <span class="o">||</span> <span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="s">"bne"</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">5</span><span class="p">);</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="mi">16</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">else</span>
		<span class="p">{</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="mi">5</span><span class="p">);</span>
			<span class="n">s</span> <span class="o">+=</span> <span class="n">TRANS</span><span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">string</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="sc">'0'</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">s</span><span class="p">;</span>
<span class="p">}</span>
<span class="kt">int</span> <span class="nf">main</span><span class="p">(</span><span class="kt">int</span> <span class="n">argc</span><span class="p">,</span> <span class="kt">char</span> <span class="o">**</span><span class="n">argv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">argc</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ifstream</span> <span class="n">fin</span><span class="p">(</span><span class="n">argv</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">ofstream</span> <span class="n">fout</span><span class="p">(</span><span class="n">argv</span><span class="p">[</span><span class="n">argc</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">string</span> <span class="n">s</span><span class="p">;</span> <span class="n">getline</span><span class="p">(</span><span class="n">fin</span><span class="p">,</span> <span class="n">s</span><span class="p">);</span> <span class="n">fout</span> <span class="o">&lt;&lt;</span> <span class="sc">'\n'</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">s</span> <span class="o">=</span> <span class="n">compiler</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">s</span><span class="p">.</span><span class="n">size</span><span class="p">();</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="n">fout</span> <span class="o">&lt;&lt;</span> <span class="n">s</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">%</span> <span class="mi">8</span> <span class="o">==</span> <span class="mi">7</span><span class="p">)</span>
				<span class="n">fout</span> <span class="o">&lt;&lt;</span> <span class="sc">' '</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>
</code></pre></div></div>

<p>待转换的MIPS代码<code class="highlighter-rouge">test.txt</code>内容如下：</p>

<pre><code class="language-asm">addiu  $1,$0,8
ori  $2,$0,2
xori  $3,$2,8
sub  $4,$3,$1
and  $5,$4,$2
sll   $5,$5,2
beq  $5,$1,-2
jal  0x0000050
slt  $8,$13,$1
addiu  $14,$0,-2
slt  $9,$8,$14
slti  $10,$9,2
slti  $11,$10,0
add  $11,$11,$10
bne  $11,$2,-2
addiu  $12,$0,-2
addiu  $12,$12,1
bltz  $12,-2
andi  $12,$2,2
j  0x000005C
sw  $2,4($1)
lw  $13,4($1)
jr  $31
halt
</code></pre>

<p>在命令行中键入<code class="highlighter-rouge">./wkmips test.txt input.txt</code>，得到编译后文件<code class="highlighter-rouge">input.txt</code>：</p>

<pre><code class="language-autoit">00001000 00000001 00000000 00001000
01001000 00000010 00000000 00000010
01001100 01000011 00000000 00001000
00000100 01100001 00100000 00000000
01000000 10000010 00101000 00000000
01100000 00000101 00101000 10000000
11010000 00100101 11111111 11111110
11101000 00000000 00000000 00010100
10011101 10100001 01000000 00000000
00001000 00001110 11111111 11111110
10011101 00001110 01001000 00000000
10011001 00101010 00000000 00000010
10011001 01001011 00000000 00000000
00000001 01101010 01011000 00000000
11010100 01001011 11111111 11111110
00001000 00001100 11111111 11111110
00001001 10001100 00000000 00000001
11011001 10000000 11111111 11111110
01000100 01001100 00000000 00000010
11100000 00000000 00000000 00010111
11000000 00100010 00000000 00000100
11000100 00101101 00000000 00000100
11100111 11100000 00000000 00000000
11111100 00000000 00000000 00000000
</code></pre>

<p>检验：手动将指令转换成二进制代码如下表，可对比检验上述编译器转换结果无误。</p>

<table>
  <thead>
    <tr>
      <th>地址</th>
      <th>汇编程序</th>
      <th>op（6）</th>
      <th>rs(5)</th>
      <th>rt(5)</th>
      <th>rd(5)/immediate(16)</th>
      <th>16进制数代码</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>0x00000000</td>
      <td><code class="highlighter-rouge">addiu $1,$0,8</code></td>
      <td>000010</td>
      <td>00000</td>
      <td>00001</td>
      <td>00000000 00001000</td>
      <td>08010008</td>
    </tr>
    <tr>
      <td>0x00000004</td>
      <td><code class="highlighter-rouge">ori $2,$0,2</code></td>
      <td>010010</td>
      <td>00000</td>
      <td>00010</td>
      <td>00000000 00000010</td>
      <td>48020002</td>
    </tr>
    <tr>
      <td>0x00000008</td>
      <td><code class="highlighter-rouge">xori $3,$2,8</code></td>
      <td>010011</td>
      <td>00010</td>
      <td>00011</td>
      <td>00000000 00001000</td>
      <td>4c430008</td>
    </tr>
    <tr>
      <td>0x0000000c</td>
      <td><code class="highlighter-rouge">sub $4,$3,$1</code></td>
      <td>000001</td>
      <td>00011</td>
      <td>00001</td>
      <td>00100000 00000000</td>
      <td>04612000</td>
    </tr>
    <tr>
      <td>0x00000010</td>
      <td><code class="highlighter-rouge">and $5,$4,$2</code></td>
      <td>010000</td>
      <td>00100</td>
      <td>00010</td>
      <td>00101000 00000000</td>
      <td>40822800</td>
    </tr>
    <tr>
      <td>0x00000014</td>
      <td><code class="highlighter-rouge">sll $5,$5,2</code></td>
      <td>011000</td>
      <td>00000</td>
      <td>00101</td>
      <td>00101000 10000000</td>
      <td>60052880</td>
    </tr>
    <tr>
      <td>0x00000018</td>
      <td><code class="highlighter-rouge">beq $5,$1,-2</code></td>
      <td>110100</td>
      <td>00001</td>
      <td>00101</td>
      <td>11111111 11111110</td>
      <td>d025fffe</td>
    </tr>
    <tr>
      <td>0x0000001c</td>
      <td><code class="highlighter-rouge">jal 0x0000050</code></td>
      <td>111010</td>
      <td>00000</td>
      <td>00000</td>
      <td>00000000 00010100</td>
      <td>e8000014</td>
    </tr>
    <tr>
      <td>0x00000020</td>
      <td><code class="highlighter-rouge">slt $8,$13,$1</code></td>
      <td>100111</td>
      <td>01101</td>
      <td>00001</td>
      <td>01000000 00000000</td>
      <td>9da14000</td>
    </tr>
    <tr>
      <td>0x00000024</td>
      <td><code class="highlighter-rouge">addiu $14,$0,-2</code></td>
      <td>000010</td>
      <td>00000</td>
      <td>01110</td>
      <td>11111111 11111110</td>
      <td>080efffe</td>
    </tr>
    <tr>
      <td>0x00000028</td>
      <td><code class="highlighter-rouge">slt $9,$8,$14</code></td>
      <td>100111</td>
      <td>01000</td>
      <td>01110</td>
      <td>01001000 00000000</td>
      <td>9d0e4800</td>
    </tr>
    <tr>
      <td>0x0000002c</td>
      <td><code class="highlighter-rouge">slti $10,$9,2</code></td>
      <td>100110</td>
      <td>01001</td>
      <td>01010</td>
      <td>00000000 00000010</td>
      <td>992a0002</td>
    </tr>
    <tr>
      <td>0x00000030</td>
      <td><code class="highlighter-rouge">slti $11,$10,0</code></td>
      <td>100110</td>
      <td>01010</td>
      <td>01011</td>
      <td>00000000 00000000</td>
      <td>994b0000</td>
    </tr>
    <tr>
      <td>0x00000034</td>
      <td><code class="highlighter-rouge">add $11,$11,$10</code></td>
      <td>000000</td>
      <td>01011</td>
      <td>01010</td>
      <td>01011000 00000000</td>
      <td>016a5800</td>
    </tr>
    <tr>
      <td>0x00000038</td>
      <td><code class="highlighter-rouge">bne $11,$2,-2</code></td>
      <td>110101</td>
      <td>00010</td>
      <td>01011</td>
      <td>11111111 11111110</td>
      <td>d44bfffe</td>
    </tr>
    <tr>
      <td>0x0000003c</td>
      <td><code class="highlighter-rouge">addiu $12,$0,-2</code></td>
      <td>000010</td>
      <td>00000</td>
      <td>01100</td>
      <td>11111111 11111110</td>
      <td>080cfffe</td>
    </tr>
    <tr>
      <td>0x00000040</td>
      <td><code class="highlighter-rouge">addiu $12,$12,1</code></td>
      <td>000010</td>
      <td>01100</td>
      <td>01100</td>
      <td>00000000 00000001</td>
      <td>098c0001</td>
    </tr>
    <tr>
      <td>0x00000044</td>
      <td><code class="highlighter-rouge">bltz $12,-2</code></td>
      <td>110110</td>
      <td>01100</td>
      <td>00000</td>
      <td>11111111 11111110</td>
      <td>d980fffe</td>
    </tr>
    <tr>
      <td>0x00000048</td>
      <td><code class="highlighter-rouge">andi $12,$2,2</code></td>
      <td>010001</td>
      <td>00010</td>
      <td>01100</td>
      <td>00000000 00000010</td>
      <td>444c0002</td>
    </tr>
    <tr>
      <td>0x0000004c</td>
      <td><code class="highlighter-rouge">j 0x000005C</code></td>
      <td>111000</td>
      <td>00000</td>
      <td>00000</td>
      <td>00000000 00010111</td>
      <td>e0000017</td>
    </tr>
    <tr>
      <td>0x00000050</td>
      <td><code class="highlighter-rouge">sw $2,4($1)</code></td>
      <td>110000</td>
      <td>00001</td>
      <td>00010</td>
      <td>00000000 00000100</td>
      <td>c0220004</td>
    </tr>
    <tr>
      <td>0x00000054</td>
      <td><code class="highlighter-rouge">lw $13,4($1)</code></td>
      <td>110001</td>
      <td>00001</td>
      <td>01101</td>
      <td>00000000 00000100</td>
      <td>c42d0004</td>
    </tr>
    <tr>
      <td>0x00000058</td>
      <td><code class="highlighter-rouge">jr $31</code></td>
      <td>111001</td>
      <td>11111</td>
      <td>00000</td>
      <td>00000000 00000000</td>
      <td>e7e00000</td>
    </tr>
    <tr>
      <td>0x0000005c</td>
      <td><code class="highlighter-rouge">halt</code></td>
      <td>111111</td>
      <td>00000</td>
      <td>00000</td>
      <td>00000000 00000000</td>
      <td>fc000000</td>
    </tr>
  </tbody>
</table>

<h4 id="simv">Sim.v</h4>

<p>仿真模块。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">Sim</span><span class="o">;</span>
	<span class="kt">reg</span> <span class="n">CLK</span><span class="o">;</span>	<span class="c1">//时钟信号
</span>	<span class="kt">reg</span> <span class="n">Reset</span><span class="o">;</span>	<span class="c1">//置零信号
</span>	<span class="n">MultipleCPU</span> <span class="n">mcpu</span><span class="p">(</span><span class="n">CLK</span><span class="o">,</span><span class="n">Reset</span><span class="p">)</span><span class="o">;</span>
	<span class="k">initial</span> <span class="k">begin</span>
		<span class="n">CLK</span><span class="o">=</span>	<span class="mi">0</span><span class="o">;</span>
		<span class="n">Reset</span><span class="o">=</span>	<span class="mi">1</span><span class="o">;</span>	<span class="c1">//刚开始设置pc为0
</span>		<span class="p">#</span><span class="mi">50</span><span class="o">;</span>	<span class="c1">//等待Reset完成
</span>		<span class="n">CLK</span><span class="o">=</span>	<span class="o">!</span><span class="n">CLK</span><span class="o">;</span>	<span class="c1">//下降沿，使PC先清零
</span>		<span class="p">#</span><span class="mi">50</span><span class="o">;</span>
		<span class="n">Reset</span><span class="o">=</span>	<span class="mi">0</span><span class="o">;</span>	<span class="c1">//清除保持信号
</span>	  	<span class="k">forever</span> <span class="p">#</span><span class="mi">50</span> <span class="k">begin</span>	<span class="c1">//产生时钟信号，周期为50s
</span>			<span class="n">CLK</span><span class="o">=</span>	<span class="o">!</span><span class="n">CLK</span><span class="o">;</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="仿真波形">仿真波形</h4>

<p>波形比较长，分成三部分逐一分析。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221020005449.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>第一次执行到地址<code class="highlighter-rouge">0x00000018</code>的时候，执行了<code class="highlighter-rouge">beq $5,$1,-2</code>，此时<code class="highlighter-rouge">$5</code>和<code class="highlighter-rouge">$1</code>都是8，回退到<code class="highlighter-rouge">0x00000014</code>；第二次执行到地址<code class="highlighter-rouge">0x00000018</code>的时候，<code class="highlighter-rouge">$5</code>是32，<code class="highlighter-rouge">$1</code>都是8，不等，继续执行下一条指令<code class="highlighter-rouge">jal 0x0000050</code>。于是跳到<code class="highlighter-rouge">0x00000050</code>，并在<code class="highlighter-rouge">0x00000058</code>地址上跳回<code class="highlighter-rouge">0x00000020</code>。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221020023779.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>第一次执行到地址<code class="highlighter-rouge">0x00000038</code>的时候，执行了<code class="highlighter-rouge">bne $11,$2,-2</code>，此时<code class="highlighter-rouge">$11</code>是1，<code class="highlighter-rouge">$2</code>是2，不等，回退到<code class="highlighter-rouge">0x00000034</code>；第二次执行到地址<code class="highlighter-rouge">0x00000038</code>的时候，<code class="highlighter-rouge">$11</code>和<code class="highlighter-rouge">$2</code>都是2，继续执行下一条指令。</p>

<p><img src="https://img-blog.csdnimg.cn/2018122102003755.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>第一次执行到地址<code class="highlighter-rouge">0x00000044</code>的时候，执行了<code class="highlighter-rouge">bltz $12,-2</code>，此时<code class="highlighter-rouge">$12</code>是-1，小于0，回退到<code class="highlighter-rouge">0x00000040</code>；第二次执行到地址<code class="highlighter-rouge">0x00000044</code>的时候，<code class="highlighter-rouge">$12</code>是0，继续执行下一条指令。
执行到地址<code class="highlighter-rouge">0x0000004C</code>的时候，执行了<code class="highlighter-rouge">j 0x000005C</code>，直接跳转到<code class="highlighter-rouge">0x000005C</code>，于是执行该地址上的<code class="highlighter-rouge">Halt</code>，波形不再变化。</p>

<h3 id="烧写到basys3实验板">烧写到Basys3实验板</h3>

<h4 id="basys3v">Basys3.v</h4>

<p>顶层模块。和单周期没有太大区别。（Reset的取值）改了。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">Basys3</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="o">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">SW</span><span class="o">,</span>	<span class="c1">//选择输出信号
</span>	<span class="kt">input</span> <span class="n">Reset</span><span class="o">,</span>	<span class="c1">//重置按钮
</span>	<span class="kt">input</span> <span class="n">Button</span><span class="o">,</span>	<span class="c1">//单脉冲
</span>	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">AN</span><span class="o">,</span>	<span class="c1">//数码管位选择信号
</span>	<span class="kt">output</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Out</span>	<span class="c1">//数码管输入信号
</span><span class="p">)</span><span class="o">;</span>
	<span class="k">parameter</span> <span class="n">T1MS</span><span class="o">=</span>	<span class="mi">100000</span><span class="o">;</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">16</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">showCounter</span><span class="o">;</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALU_Out</span><span class="o">;</span>	<span class="c1">//ALU的result输出值
</span>	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">CurPC</span><span class="o">;</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteData</span><span class="o">;</span>	<span class="c1">//DB总线值
</span>	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Reg1Out</span><span class="o">;</span>	<span class="c1">//寄存器组rs寄存器的值
</span>	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Reg2Out</span><span class="o">;</span>	<span class="c1">//寄存器组rt寄存器的值
</span>	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataOut</span><span class="o">;</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">instcode</span><span class="o">;</span>
	<span class="kt">wire</span> <span class="n">myCLK</span><span class="o">;</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">store</span><span class="o">;</span>	<span class="c1">//记录当前要显示位的值
</span>	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">newAddress</span><span class="o">;</span>

	<span class="n">MultipleCPU</span> <span class="n">mcpu</span><span class="p">(</span><span class="n">myCLK</span><span class="o">,</span><span class="n">Reset</span><span class="o">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">26</span><span class="p">]</span><span class="o">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">25</span><span class="o">:</span><span class="mi">21</span><span class="p">]</span><span class="o">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">20</span><span class="o">:</span><span class="mi">16</span><span class="p">]</span><span class="o">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">11</span><span class="p">]</span><span class="o">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">,</span><span class="n">Reg1Out</span><span class="o">,</span><span class="n">Reg2Out</span><span class="o">,</span><span class="n">WriteData</span><span class="o">,</span><span class="n">DataOut</span><span class="o">,</span><span class="n">CurPC</span><span class="o">,</span><span class="n">newAddress</span><span class="o">,</span><span class="n">ALU_Out</span><span class="p">)</span><span class="o">;</span>
	<span class="n">Debounce</span> <span class="n">debounce</span><span class="p">(</span><span class="n">CLK</span><span class="o">,</span><span class="n">Button</span><span class="o">,</span><span class="n">myCLK</span><span class="p">)</span><span class="o">;</span>

	<span class="k">initial</span> <span class="k">begin</span>
		<span class="n">showCounter</span><span class="o">&lt;=</span>	<span class="mi">0</span><span class="o">;</span>
		<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b0111</span><span class="o">;</span>
	<span class="k">end</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">CLK</span><span class="p">)</span>
		<span class="k">begin</span>
		<span class="k">if</span><span class="p">(</span><span class="n">Reset</span><span class="o">==</span><span class="mi">1</span><span class="p">)</span><span class="k">begin</span>
		  <span class="n">showCounter</span><span class="o">&lt;=</span>	<span class="mi">0</span><span class="o">;</span>
		  <span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b0000</span><span class="o">;</span>
		<span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
			<span class="n">showCounter</span><span class="o">&lt;=</span>	<span class="n">showCounter</span><span class="o">+</span><span class="mi">1</span><span class="o">;</span>
			<span class="k">if</span><span class="p">(</span><span class="n">showCounter</span><span class="o">==</span><span class="n">T1MS</span><span class="p">)</span>
				<span class="k">begin</span>
					<span class="n">showCounter</span><span class="o">&lt;=</span>	<span class="mi">0</span><span class="o">;</span>
					<span class="k">case</span><span class="p">(</span><span class="n">AN</span><span class="p">)</span>
						<span class="mb">4'b1110</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b1101</span><span class="o">;</span>
						<span class="k">end</span>
						<span class="mb">4'b1101</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b1011</span><span class="o">;</span>
						<span class="k">end</span>
						<span class="mb">4'b1011</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b0111</span><span class="o">;</span>
						<span class="k">end</span>
						<span class="mb">4'b0111</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b1110</span><span class="o">;</span>
						<span class="k">end</span>
						<span class="mb">4'b0000</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b0111</span><span class="o">;</span>
					   <span class="k">end</span>
					<span class="k">endcase</span>
				<span class="k">end</span>
			<span class="k">end</span>
		<span class="k">end</span>
	<span class="n">SegLED</span> <span class="n">led</span><span class="p">(</span><span class="n">store</span><span class="o">,</span><span class="n">Reset</span><span class="o">,</span><span class="n">Out</span><span class="p">)</span><span class="o">;</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="n">myCLK</span><span class="p">)</span><span class="k">begin</span>
	   <span class="k">case</span><span class="p">(</span><span class="n">AN</span><span class="p">)</span>
			<span class="mb">4'b1110</span><span class="o">:</span>	<span class="k">begin</span>
				<span class="k">case</span><span class="p">(</span><span class="n">SW</span><span class="p">)</span>
					<span class="mb">2'b00</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">newAddress</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b01</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">Reg1Out</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b10</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">Reg2Out</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b11</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">WriteData</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
				<span class="k">endcase</span>
			<span class="k">end</span>
			<span class="mb">4'b1101</span><span class="o">:</span>	<span class="k">begin</span>
				<span class="k">case</span><span class="p">(</span><span class="n">SW</span><span class="p">)</span>
					<span class="mb">2'b00</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">newAddress</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b01</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">Reg1Out</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b10</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">Reg2Out</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b11</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">WriteData</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">]</span><span class="o">;</span>
				<span class="k">endcase</span>
			<span class="k">end</span>
			<span class="mb">4'b1011</span><span class="o">:</span>	<span class="k">begin</span>
				<span class="k">case</span><span class="p">(</span><span class="n">SW</span><span class="p">)</span>
					<span class="mb">2'b00</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">CurPC</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b01</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">instcode</span><span class="p">[</span><span class="mi">24</span><span class="o">:</span><span class="mi">21</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b10</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">instcode</span><span class="p">[</span><span class="mi">19</span><span class="o">:</span><span class="mi">16</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b11</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">ALU_Out</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">;</span>
				<span class="k">endcase</span>
			<span class="k">end</span>
			<span class="mb">4'b0111</span> <span class="o">:</span> <span class="k">begin</span>
				<span class="k">case</span><span class="p">(</span><span class="n">SW</span><span class="p">)</span>
					<span class="mb">2'b00</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">CurPC</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">]</span><span class="o">;</span>
					<span class="mb">2'b01</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="o">{</span><span class="mb">3'b000</span><span class="o">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">25</span><span class="p">]</span><span class="o">};</span>
					<span class="mb">2'b10</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="o">{</span><span class="mb">3'b000</span><span class="o">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">};</span>
					<span class="mb">2'b11</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">ALU_Out</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">]</span><span class="o">;</span>
				<span class="k">endcase</span>
			<span class="k">end</span>
		<span class="k">endcase</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="debouncev">Debounce.v</h4>

<p>和单周期一样的按键消抖模块。Basys3板采用的是机械按键，在按下按键时按键会出现人眼无法观测但是系统会检测到的抖动变化，这可能会使短时间内电平频繁变化，导致程序接收到许多错误的触发信号而出现许多不可知的错误。消抖操作是每当检测到CLK上升沿到来时检测一次当前电平信号并记录，同计数器开始计数，若在计数器达到5000之前电平发生变化，则将计数器清零，若达到5000，则将该记录电平取反输出。
因为程序开始时已经运行第一条指令，为避免跳过第一条指令计算值的写入，我们的输入需要从下降沿开始，因此我们给按键信号取反后再输入。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">Debounce</span><span class="p">(</span><span class="n">clk</span><span class="o">,</span><span class="n">key_in</span><span class="o">,</span><span class="n">key_out</span><span class="p">)</span><span class="o">;</span>
    <span class="k">parameter</span> <span class="n">SAMPLE_TIME</span> <span class="o">=</span> <span class="mi">5000</span><span class="o">;</span>
    <span class="kt">input</span> <span class="n">clk</span><span class="o">;</span>
    <span class="kt">input</span> <span class="n">key_in</span><span class="o">;</span>
    <span class="kt">output</span> <span class="n">key_out</span><span class="o">;</span>
    <span class="kt">reg</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">count_low</span><span class="o">;</span>
    <span class="kt">reg</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">count_high</span><span class="o">;</span>
    <span class="kt">reg</span> <span class="n">key_out_reg</span><span class="o">;</span>
    <span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span><span class="p">)</span>
    <span class="k">if</span><span class="p">(</span><span class="n">key_in</span> <span class="o">==</span><span class="mb">1'b0</span><span class="p">)</span>
        <span class="n">count_low</span> <span class="o">&lt;=</span> <span class="n">count_low</span> <span class="o">+</span> <span class="mi">1</span><span class="o">;</span>
    <span class="k">else</span>
        <span class="n">count_low</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
    <span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span><span class="p">)</span>
        <span class="k">if</span><span class="p">(</span><span class="n">key_in</span> <span class="o">==</span><span class="mb">1'b1</span><span class="p">)</span>
            <span class="n">count_high</span> <span class="o">&lt;=</span> <span class="n">count_high</span> <span class="o">+</span> <span class="mi">1</span><span class="o">;</span>
        <span class="k">else</span>
            <span class="n">count_high</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
    <span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span><span class="p">)</span>
        <span class="k">if</span><span class="p">(</span><span class="n">count_high</span> <span class="o">==</span> <span class="n">SAMPLE_TIME</span><span class="p">)</span>
            <span class="n">key_out_reg</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="o">;</span>
        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">count_low</span> <span class="o">==</span> <span class="n">SAMPLE_TIME</span><span class="p">)</span>
            <span class="n">key_out_reg</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
    <span class="k">assign</span> <span class="n">key_out</span> <span class="o">=</span> <span class="o">!</span><span class="n">key_out_reg</span><span class="o">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="segledv">SegLED.v</h4>

<p>数码管译码模块。译码模块将CPU运算的结果转换成7段数码管中各个数码管显示所需的高低电平信号,该单元的输入为4-bit位宽的二进制数。其中，七段数码管的八个电平控制输出中最低位是小数点的显示信号，但小数点在CPU运行时没有用到，恰好用于标记Reset状态。</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">SegLED</span><span class="p">(</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Store</span><span class="o">,</span>
	<span class="kt">input</span> <span class="n">Reset</span><span class="o">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Out</span>
<span class="p">)</span><span class="o">;</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="n">Store</span> <span class="kt">or</span> <span class="n">Reset</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">begin</span>
			<span class="k">case</span><span class="p">(</span><span class="n">Store</span><span class="p">)</span>
				<span class="mb">4'b0000</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00000011</span><span class="o">;</span>	<span class="c1">//0
</span>				<span class="mb">4'b0001</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b10011111</span><span class="o">;</span>	<span class="c1">//1
</span>				<span class="mb">4'b0010</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00100101</span><span class="o">;</span>	<span class="c1">//2
</span>				<span class="mb">4'b0011</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00001101</span><span class="o">;</span>	<span class="c1">//3
</span>				<span class="mb">4'b0100</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b10011001</span><span class="o">;</span>	<span class="c1">//4
</span>				<span class="mb">4'b0101</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01001001</span><span class="o">;</span>	<span class="c1">//5
</span>				<span class="mb">4'b0110</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01000001</span><span class="o">;</span>	<span class="c1">//6
</span>				<span class="mb">4'b0111</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00011111</span><span class="o">;</span>	<span class="c1">//7
</span>				<span class="mb">4'b1000</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00000001</span><span class="o">;</span>	<span class="c1">//8
</span>				<span class="mb">4'b1001</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00001001</span><span class="o">;</span>	<span class="c1">//9
</span>				<span class="mb">4'b1010</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00010001</span><span class="o">;</span>	<span class="c1">//A
</span>				<span class="mb">4'b1011</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b11000001</span><span class="o">;</span>	<span class="c1">//b
</span>				<span class="mb">4'b1100</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01100011</span><span class="o">;</span>	<span class="c1">//C
</span>				<span class="mb">4'b1101</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b10000101</span><span class="o">;</span>	<span class="c1">//d
</span>				<span class="mb">4'b1110</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01100001</span><span class="o">;</span>	<span class="c1">//E
</span>				<span class="mb">4'b1111</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01110001</span><span class="o">;</span>	<span class="c1">//F
</span>				<span class="nl">default:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00000000</span><span class="o">;</span>	<span class="c1">//all light
</span>			<span class="k">endcase</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="运行结果">运行结果</h4>

<h5 id="端口映射">端口映射</h5>

<p><img src="https://img-blog.csdnimg.cn/20181221021436787.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<h5 id="初始化">初始化</h5>

<p><img src="https://img-blog.csdnimg.cn/20181123000309833.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" />
所有寄存器被初始化为0。</p>

<h5 id="第1条指令addiu-108">第1条指令<code class="highlighter-rouge">addiu $1,$0,8</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181221190330815.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>当前地址00，下一地址04。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221190655762.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>0号寄存器，值为0。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221190810804.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>1号寄存器。立即数8。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221190936342.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" />
运算结果8。</p>

<h5 id="第2条指令ori-202">第2条指令<code class="highlighter-rouge">ori $2,$0,2</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181221191719342.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>当前地址04，下一地址08。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221191838658.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>0号寄存器，值为0。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221192006996.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>2号寄存器，立即数2。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221192133926.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>ALU结果为2。</p>

<h5 id="第3条指令xori-328">第3条指令<code class="highlighter-rouge">xori $3,$2,8</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181221193904422.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" />
当前地址08，下一地址0c。
<img src="https://img-blog.csdnimg.cn/20181221193958504.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" />
2号寄存器，值为02。
<img src="https://img-blog.csdnimg.cn/20181221194104632.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" />
3号寄存器，值为0a（这里是已经写入后的结果）。
<img src="https://img-blog.csdnimg.cn/20181221194202734.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" />
ALU结果为0a。</p>

<h5 id="第4条指令sub-431">第4条指令<code class="highlighter-rouge">sub $4,$3,$1</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181221194506471.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>当前地址0c，下一地址10。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221194617211.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>3号寄存器，值为0a。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221194717607.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>1号寄存器，值为08。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221194834961.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>ALU结果为02。</p>

<h5 id="第5条指令and-542">第5条指令<code class="highlighter-rouge">and $5,$4,$2</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181221194925863.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>当前地址10，下一地址14。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221195026307.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>4号寄存器，值为2。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221195135275.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>2号寄存器，值为2。</p>

<p><img src="https://img-blog.csdnimg.cn/20181221195239672.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dfd2VpbGFu,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" /></p>

<p>ALU结果为2。</p>

<h2 id="实验心得">实验心得</h2>

<p>多周期CPU相对于单周期主要是要多思考一下自动状态机转换的问题。此外，还需要单独增加几个寄存器用于接收中间的结果，并且需要连上时钟。</p>

<p>两个学期的实验课终于到此告一段落。作为公认较难的一门课，即使学分较为少，我觉得对人的锻炼却是非常大的。每一年计组的课题都会略有区别，这让我们很难找到参考的地方；甚至很多东西往年的资料和今年的完全相反，如果不加思考完全照抄可能反而会带来误导。因此，虽然难度较大，但是却更加符合我们日后工作科研中可能会遇到的情况。不管怎样，自己总是算是做掉了多周期CPU，几天来的心血没有白费。</p>
