// Seed: 2617743448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_3 = 0;
  inout wire id_2;
  output wire id_1;
  wire [1 : -1  /  -1] id_7;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output tri0 id_2,
    output supply1 id_3
);
  wire [1 'b0 : -1] id_5;
  wire [-1  *  -1 : ~  -1 'b0] id_6;
  wire id_7 = ~id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6
  );
  wire id_8;
endmodule
