#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Mar  5 13:59:12 2022
# Process ID: 17288
# Current directory: D:/Dismas/ITB/SemesterVIII/TA2/intelight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9040 D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.xpr
# Log file: D:/Dismas/ITB/SemesterVIII/TA2/intelight/vivado.log
# Journal file: D:/Dismas/ITB/SemesterVIII/TA2/intelight\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd}
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd}
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd}
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd}
current_bd_design [get_bd_designs BRAM_QA]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top plus_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source plus_tb.tcl
make_wrapper -files [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -top
current_bd_design [get_bd_designs BRAM_QA]
add_files -norecurse D:/Dismas/ITB/SemesterVIII/TA2/intelight/BRAM_QA
make_wrapper -files [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -top
current_bd_design [get_bd_designs BRAM_QA]
add_files -norecurse D:/Dismas/ITB/SemesterVIII/TA2/intelight/BRAM_QA
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
current_bd_design [get_bd_designs BRAM_QA]
catch { config_ip_cache -export [get_ips -all system_Action_RAM_0_0] }
catch { config_ip_cache -export [get_ips -all system_Action_RAM_2_0] }
catch { config_ip_cache -export [get_ips -all system_Action_RAM_3_0] }
catch { config_ip_cache -export [get_ips -all system_Action_RAM_1_0] }
catch { config_ip_cache -export [get_ips -all system_decoder_0_0] }
catch { config_ip_cache -export [get_ips -all system_reg_2bit_0_0] }
catch { config_ip_cache -export [get_ips -all system_reg_32bit_0_1] }
catch { config_ip_cache -export [get_ips -all system_SD_0_0] }
catch { config_ip_cache -export [get_ips -all system_RD_0_0] }
catch { config_ip_cache -export [get_ips -all system_reg_32bit_0_3] }
catch { config_ip_cache -export [get_ips -all system_PG_0_0] }
catch { config_ip_cache -export [get_ips -all system_QA_0_0] }
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_Action_RAM_0_0_synth_1 system_Action_RAM_2_0_synth_1 system_Action_RAM_3_0_synth_1 system_Action_RAM_1_0_synth_1 system_decoder_0_0_synth_1 system_reg_2bit_0_0_synth_1 system_reg_32bit_0_1_synth_1 system_SD_0_0_synth_1 system_RD_0_0_synth_1 system_reg_32bit_0_3_synth_1 system_PG_0_0_synth_1 system_QA_0_0_synth_1 system_CU_0_0_synth_1 -jobs 4
wait_on_run system_Action_RAM_0_0_synth_1
wait_on_run system_Action_RAM_2_0_synth_1
wait_on_run system_Action_RAM_3_0_synth_1
wait_on_run system_Action_RAM_1_0_synth_1
wait_on_run system_decoder_0_0_synth_1
wait_on_run system_reg_2bit_0_0_synth_1
wait_on_run system_reg_32bit_0_1_synth_1
wait_on_run system_SD_0_0_synth_1
wait_on_run system_RD_0_0_synth_1
wait_on_run system_reg_32bit_0_3_synth_1
wait_on_run system_PG_0_0_synth_1
wait_on_run system_QA_0_0_synth_1
wait_on_run system_CU_0_0_synth_1
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd}
connect_bd_net [get_bd_ports rst] [get_bd_pins EV/SD_0/start]
undo
connect_bd_net [get_bd_ports start] [get_bd_pins EV/SD_0/start]
save_bd_design
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_CU_0_0_synth_1 -jobs 4
wait_on_run system_CU_0_0_synth_1
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference AGENT_PG_0_0
update_module_reference AGENT_decoder_0_0
update_module_reference AGENT_QA_0_0
update_module_reference BRAM_QA_decoder_0_0
update_module_reference BRAM_QA_QA_0_0
update_module_reference system_decoder_0_0
update_module_reference system_SD_0_0
update_module_reference system_RD_0_0
update_module_reference system_PG_0_0
update_module_reference system_QA_0_0
update_module_reference system_CU_0_0
update_module_reference action_ram_decoder_0_0
current_bd_design [get_bd_designs BRAM_QA]
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_decoder_0_0] }
catch { config_ip_cache -export [get_ips -all system_SD_0_0] }
catch { config_ip_cache -export [get_ips -all system_RD_0_0] }
catch { config_ip_cache -export [get_ips -all system_PG_0_0] }
catch { config_ip_cache -export [get_ips -all system_QA_0_0] }
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_decoder_0_0_synth_1 system_SD_0_0_synth_1 system_RD_0_0_synth_1 system_PG_0_0_synth_1 system_QA_0_0_synth_1 system_CU_0_0_synth_1 -jobs 4
wait_on_run system_decoder_0_0_synth_1
wait_on_run system_SD_0_0_synth_1
wait_on_run system_RD_0_0_synth_1
wait_on_run system_PG_0_0_synth_1
wait_on_run system_QA_0_0_synth_1
wait_on_run system_CU_0_0_synth_1
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
current_bd_design [get_bd_designs system]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top system_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
relaunch_sim
close_sim
launch_simulation
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd]
catch { config_ip_cache -export [get_ips -all BRAM_QA_Action_RAM_0_0] }
catch { config_ip_cache -export [get_ips -all BRAM_QA_Action_RAM_1_0] }
catch { config_ip_cache -export [get_ips -all BRAM_QA_Action_RAM_2_0] }
catch { config_ip_cache -export [get_ips -all BRAM_QA_Action_RAM_0_1] }
catch { config_ip_cache -export [get_ips -all BRAM_QA_decoder_0_0] }
catch { config_ip_cache -export [get_ips -all BRAM_QA_reg_2bit_0_0] }
catch { config_ip_cache -export [get_ips -all BRAM_QA_reg_32bit_0_0] }
catch { config_ip_cache -export [get_ips -all BRAM_QA_QA_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd]
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd]
catch { config_ip_cache -export [get_ips -all AGENT_PG_0_0] }
catch { config_ip_cache -export [get_ips -all AGENT_Action_RAM_0_0] }
catch { config_ip_cache -export [get_ips -all AGENT_Action_RAM_2_0] }
catch { config_ip_cache -export [get_ips -all AGENT_Action_RAM_3_0] }
catch { config_ip_cache -export [get_ips -all AGENT_Action_RAM_1_0] }
catch { config_ip_cache -export [get_ips -all AGENT_decoder_0_0] }
catch { config_ip_cache -export [get_ips -all AGENT_reg_2bit_0_0] }
catch { config_ip_cache -export [get_ips -all AGENT_reg_32bit_0_0] }
catch { config_ip_cache -export [get_ips -all AGENT_QA_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd]
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd]
catch { config_ip_cache -export [get_ips -all action_ram_Action_RAM_0_0] }
catch { config_ip_cache -export [get_ips -all action_ram_Action_RAM_2_0] }
catch { config_ip_cache -export [get_ips -all action_ram_Action_RAM_3_0] }
catch { config_ip_cache -export [get_ips -all action_ram_Action_RAM_1_0] }
catch { config_ip_cache -export [get_ips -all action_ram_decoder_0_0] }
catch { config_ip_cache -export [get_ips -all action_ram_reg_2bit_0_0] }
catch { config_ip_cache -export [get_ips -all action_ram_reg_32bit_0_0] }
catch { config_ip_cache -export [get_ips -all action_ram_reg_32bit_0_1] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd]
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd]
catch { config_ip_cache -export [get_ips -all bram_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all bram_blk_mem_gen_1_0] }
catch { config_ip_cache -export [get_ips -all bram_reg_32bit_0_0] }
catch { config_ip_cache -export [get_ips -all bram_reg_32bit_0_1] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd]
launch_runs bram_blk_mem_gen_0_0_synth_1 bram_blk_mem_gen_1_0_synth_1 -jobs 4
wait_on_run bram_blk_mem_gen_0_0_synth_1
wait_on_run bram_blk_mem_gen_1_0_synth_1
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference system_RD_0_0
update_module_reference system_CU_0_0
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_RD_0_0] }
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_RD_0_0_synth_1 system_CU_0_0_synth_1 -jobs 4
wait_on_run system_RD_0_0_synth_1
wait_on_run system_CU_0_0_synth_1
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd}
launch_simulation
update_module_reference system_CU_0_0
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_CU_0_0_synth_1 -jobs 4
wait_on_run system_CU_0_0_synth_1
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source system_wrapper_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top system_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
relaunch_sim
current_bd_design [get_bd_designs AGENT]
current_bd_design [get_bd_designs BRAM_QA]
close_sim
launch_simulation
source system_wrapper_tb.tcl
update_module_reference system_CU_0_0
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_CU_0_0_synth_1 -jobs 4
wait_on_run system_CU_0_0_synth_1
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
source system_wrapper_tb.tcl
relaunch_sim
run 1500 ns
run 1500 ns
run 15 us
run 15 us
update_module_reference system_SD_0_0
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_SD_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_SD_0_0_synth_1 -jobs 4
wait_on_run system_SD_0_0_synth_1
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source system_wrapper_tb.tcl
close_sim
