Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=write_miss_dcache_randomized -define TEST52'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_121/.SRvSof/ncsim_2020_04_28_02_15_32.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test write_miss_dcache_randomized...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------
Name                        Type                          Size  Value     
--------------------------------------------------------------------------
uvm_test_top                write_miss_dcache_randomized  -     @3276     
  tb                        env                           -     @3386     
    cpu[0]                  cpu_agent_c                   -     @3424     
      driver                cpu_driver_c                  -     @5234     
        rsp_port            uvm_analysis_port             -     @5385     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @5336     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @4562     
        mon_out             uvm_analysis_port             -     @4617     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @4649     
        rsp_export          uvm_analysis_export           -     @4705     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @5255     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    cpu[1]                  cpu_agent_c                   -     @3422     
      driver                cpu_driver_c                  -     @6095     
        rsp_port            uvm_analysis_port             -     @6240     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @6192     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @5441     
        mon_out             uvm_analysis_port             -     @5489     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @5519     
        rsp_export          uvm_analysis_export           -     @5575     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @6115     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    cpu[2]                  cpu_agent_c                   -     @3454     
      driver                cpu_driver_c                  -     @6943     
        rsp_port            uvm_analysis_port             -     @7088     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @7040     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @6289     
        mon_out             uvm_analysis_port             -     @6337     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @6367     
        rsp_export          uvm_analysis_export           -     @6423     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @6963     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    cpu[3]                  cpu_agent_c                   -     @3484     
      driver                cpu_driver_c                  -     @7791     
        rsp_port            uvm_analysis_port             -     @7936     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @7888     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @7137     
        mon_out             uvm_analysis_port             -     @7185     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @7215     
        rsp_export          uvm_analysis_export           -     @7271     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @7811     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    sb                      cache_scoreboard_c            -     @4216     
      sb_cpu0m              uvm_analysis_imp_cpu0m        -     @4333     
        recording_detail    integral                      32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m        -     @4384     
        recording_detail    integral                      32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m        -     @4433     
        recording_detail    integral                      32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m        -     @4482     
        recording_detail    integral                      32    'd1       
      sb_sbus               uvm_analysis_imp_sbus         -     @4531     
        recording_detail    integral                      32    'd1       
      recording_detail      integral                      32    'd1       
    sbus_monitor            system_bus_monitor_c          -     @4132     
      sbus_out              uvm_analysis_port             -     @4234     
        recording_detail    integral                      32    'd1       
      recording_detail      integral                      32    'd1       
    vsequencer              virtual_sequencer_c           -     @3514     
      rsp_export            uvm_analysis_export           -     @3603     
        recording_detail    integral                      32    'd1       
      seq_item_export       uvm_seq_item_pull_imp         -     @4153     
        recording_detail    integral                      32    'd1       
      recording_detail      integral                      32    'd1       
      arbitration_queue     array                         0     -         
      lock_queue            array                         0     -         
      num_last_reqs         integral                      32    'd1       
      num_last_rsps         integral                      32    'd1       
    recording_detail        integral                      32    'd1       
--------------------------------------------------------------------------

UVM_INFO ../test/write_miss_dcache_randomized.sv(26) @ 0: uvm_test_top [write_miss_dcache_randomized] Execute : write_miss_dcache_randomized test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@write_miss_dcache_randomized_seq [write_miss_dcache_randomized_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@write_miss_dcache_randomized_seq [write_miss_dcache_randomized_seq] Main Processor=2	SP1=3	SP2=0
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8414                                                      
  data                         integral           32    'ha5c3fe67                                                 
  address                      integral           32    'h5f55ea3e                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    0                                                          
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 95: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'ha5c3fe67
  address       integral          32    'h5f55ea3e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 195: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5f55ea3c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 215: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 215: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                                      
  data                         integral           32    'hafa1f991                                                 
  address                      integral           32    'h47d810b0                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    215                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 385: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'hafa1f991
  address       integral          32    'h47d810b0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 385: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 385: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 385: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h47d810b0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 405: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 405: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8224                                                      
  data                         integral           32    'h5afe5743                                                 
  address                      integral           32    'h5d8f22b0                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    405                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 735: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'h5afe5743
  address       integral          32    'h5d8f22b0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 735: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 735: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5d8f22b0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 755: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 755: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8296                                                      
  data                         integral           32    'ha7d9177d                                                 
  address                      integral           32    'ha07b203e                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    755                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'ha7d9177d
  address       integral          32    'ha07b203e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 905: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha07b203c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 925: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 925: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8404                                                      
  data                         integral           32    'h96323a3f                                                 
  address                      integral           32    'hd09c095b                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    925                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 1055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'h96323a3f
  address       integral          32    'hd09c095b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hd09c0958
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1095: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1095: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8304                                                      
  data                         integral           32    'h2609bf89                                                 
  address                      integral           32    'h6df1de06                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    1095                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 1395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'h2609bf89
  address       integral          32    'h6df1de06
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1415: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h6df1de04
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1435: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1435: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8221                                                      
  data                         integral           32    'h575fa75b                                                 
  address                      integral           32    'hf87c9e37                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    1435                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 1575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'h575fa75b
  address       integral          32    'hf87c9e37
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1595: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hf87c9e34
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1615: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1615: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8302                                                      
  data                         integral           32    'h2a33f1b6                                                 
  address                      integral           32    'hb03c4a07                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    1615                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 1775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'h2a33f1b6
  address       integral          32    'hb03c4a07
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hb03c4a04
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1815: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1815: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8230                                                      
  data                         integral           32    'h9e869e98                                                 
  address                      integral           32    'hd530e15d                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    1815                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 1955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'h9e869e98
  address       integral          32    'hd530e15d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1975: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hd530e15c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1995: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1995: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8234                                                      
  data                         integral           32    'hb457ae02                                                 
  address                      integral           32    'h675a6441                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    1995                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 2135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 2205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 2215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 2235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'hb457ae02
  address       integral          32    'h675a6441
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2235: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h675a6440
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2255: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2255: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8315                                                      
  data                         integral           32    'h6ba71ff4                                                 
  address                      integral           32    'ha6b8d2bc                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    2255                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 2465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 2535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 2545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 2565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'h6ba71ff4
  address       integral          32    'ha6b8d2bc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2565: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha6b8d2bc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2585: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2585: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8359                                                      
  data                         integral           32    'hc474f46f                                                 
  address                      integral           32    'h534c2cbc                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    2585                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 2765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 2835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 2845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 2865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'hc474f46f
  address       integral          32    'h534c2cbc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2865: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h534c2cbc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2885: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2885: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8330                                                      
  data                         integral           32    'hbec12b71                                                 
  address                      integral           32    'h6d14724b                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    2885                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 2985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 3055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 3065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 3085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'hbec12b71
  address       integral          32    'h6d14724b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h6d147248
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8283                                                      
  data                         integral           32    'h5a8bc4fb                                                 
  address                      integral           32    'hb411a361                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    3105                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 3265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 3335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 3345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 3365: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'h5a8bc4fb
  address       integral          32    'hb411a361
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3365: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3365: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hb411a360
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3385: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3385: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                                                      
  data                         integral           32    'h97d4c10e                                                 
  address                      integral           32    'ha843c00c                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    3385                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 3565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 3635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 3645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 3665: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'h97d4c10e
  address       integral          32    'ha843c00c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3665: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3665: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3665: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha843c00c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3685: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3685: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8320                                                      
  data                         integral           32    'h769c1fa8                                                 
  address                      integral           32    'h89aac84e                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    3685                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 3775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 3845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 3855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 3875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'h769c1fa8
  address       integral          32    'h89aac84e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3875: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3875: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h89aac84c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3895: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3895: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8261                                                      
  data                         integral           32    'hf6e1e0ca                                                 
  address                      integral           32    'hd846bc0e                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    3895                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 4105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 4175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 4185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 4205: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'hf6e1e0ca
  address       integral          32    'hd846bc0e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 4205: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4205: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4205: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hd846bc0c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4225: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4225: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8382                                                      
  data                         integral           32    'h18a60475                                                 
  address                      integral           32    'hd4179b65                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    4225                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 4435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 4505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 4515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 4535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'h18a60475
  address       integral          32    'hd4179b65
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 4535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4535: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hd4179b64
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4555: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4555: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8348                                                      
  data                         integral           32    'hdbe88aa7                                                 
  address                      integral           32    'hbd1d664a                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    4555                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 4735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 4805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 4815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 4835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'hdbe88aa7
  address       integral          32    'hbd1d664a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 4835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4835: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4835: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hbd1d6648
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4855: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4855: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8273                                                      
  data                         integral           32    'h40a97362                                                 
  address                      integral           32    'h93581cb5                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    4855                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 4925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 4995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 5005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 5025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'h40a97362
  address       integral          32    'h93581cb5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5025: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5025: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h93581cb4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5045: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5045: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8276                                                      
  data                         integral           32    'h46e8bea4                                                 
  address                      integral           32    'h56c7beb6                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    5045                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 5175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 5245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 5255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 5275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'h46e8bea4
  address       integral          32    'h56c7beb6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5275: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5275: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h56c7beb4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5295: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5295: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'heea66c6f                                                 
  address                      integral           32    'h876c4c4e                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    5295                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 5415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 5485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 5495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 5515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'heea66c6f
  address       integral          32    'h876c4c4e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5515: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h876c4c4c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5535: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5535: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8269                                                      
  data                         integral           32    'h37e27cc1                                                 
  address                      integral           32    'ha545c56b                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    5535                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 5565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 5635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 5645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 5665: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'h37e27cc1
  address       integral          32    'ha545c56b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5665: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5665: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5665: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha545c568
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5685: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5685: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8245                                                      
  data                         integral           32    'h229cef9c                                                 
  address                      integral           32    'h70542a18                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    5685                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 5795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 5865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 5875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 5895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'h229cef9c
  address       integral          32    'h70542a18
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h70542a18
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5915: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5915: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8373                                                      
  data                         integral           32    'haed5c4fe                                                 
  address                      integral           32    'ha8977a5a                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    5915                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 6035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 6105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 6115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 6135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'haed5c4fe
  address       integral          32    'ha8977a5a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 6135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6135: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha8977a58
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8360                                                      
  data                         integral           32    'hdc8cfce9                                                 
  address                      integral           32    'h4e0fb613                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    6155                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 6245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 6315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 6325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'hdc8cfce9
  address       integral          32    'h4e0fb613
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h4e0fb610
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6365: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6365: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8331                                                      
  data                         integral           32    'habc2975c                                                 
  address                      integral           32    'h60bcdd72                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    6365                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 6515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 6585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 6595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 6615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'habc2975c
  address       integral          32    'h60bcdd72
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 6615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h60bcdd70
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6635: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6635: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8279                                                      
  data                         integral           32    'h1c769456                                                 
  address                      integral           32    'ha09ef05f                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    6635                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 6855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 6925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 6935: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 6955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'h1c769456
  address       integral          32    'ha09ef05f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 6955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6955: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha09ef05c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6975: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6975: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8249                                                      
  data                         integral           32    'h2ea8f3d9                                                 
  address                      integral           32    'h4db5eec3                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    6975                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 7145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 7215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 7225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 7245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'h2ea8f3d9
  address       integral          32    'h4db5eec3
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7245: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7245: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h4db5eec0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7265: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7265: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8218                                                      
  data                         integral           32    'he259b5e4                                                 
  address                      integral           32    'ha801d8c5                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    7265                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 7355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 7425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 7435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 7455: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'he259b5e4
  address       integral          32    'ha801d8c5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7455: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7455: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha801d8c4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7475: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7475: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8293                                                      
  data                         integral           32    'h3788da76                                                 
  address                      integral           32    'h6f82ae5d                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    7475                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 7605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 7675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 7685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 7705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'h3788da76
  address       integral          32    'h6f82ae5d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7705: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h6f82ae5c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7725: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7725: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8411                                                      
  data                         integral           32    'h2e366191                                                 
  address                      integral           32    'ha4386f7c                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    7725                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 7825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 7895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 7905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 7925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'h2e366191
  address       integral          32    'ha4386f7c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7925: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7925: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha4386f7c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7945: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7945: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8235                                                      
  data                         integral           32    'hc6624b34                                                 
  address                      integral           32    'h86231c28                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    7945                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 7985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 8055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 8065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'hc6624b34
  address       integral          32    'h86231c28
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h86231c28
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8306                                                      
  data                         integral           32    'hc975f                                                    
  address                      integral           32    'h5542b46c                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    8105                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 8255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 8325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 8335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'hc975f   
  address       integral          32    'h5542b46c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5542b46c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8375: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8375: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8368                                                      
  data                         integral           32    'hdb354612                                                 
  address                      integral           32    'h91973825                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    8375                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 8515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 8585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 8595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'hdb354612
  address       integral          32    'h91973825
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h91973824
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8635: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8635: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h57dc574c                                                 
  address                      integral           32    'h7b20a785                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    8635                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 8735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 8805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 8815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'h57dc574c
  address       integral          32    'h7b20a785
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8835: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8835: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h7b20a784
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8855: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8855: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8223                                                      
  data                         integral           32    'h7601cb0f                                                 
  address                      integral           32    'h91df026b                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    8855                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 9045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 9115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 9125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 9145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'h7601cb0f
  address       integral          32    'h91df026b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 9145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9145: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9145: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h91df0268
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9165: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9165: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8213                                                      
  data                         integral           32    'h35a5a15a                                                 
  address                      integral           32    'hd5d248d7                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    9165                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 9195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 9265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 9275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 9295: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'h35a5a15a
  address       integral          32    'hd5d248d7
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 9295: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9295: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9295: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hd5d248d4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9315: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9315: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8253                                                      
  data                         integral           32    'h96c7da2d                                                 
  address                      integral           32    'h86fa7ae9                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    9315                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 9525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 9595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 9605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 9625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'h96c7da2d
  address       integral          32    'h86fa7ae9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 9625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9625: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h86fa7ae8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9645: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9645: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8256                                                      
  data                         integral           32    'h99687588                                                 
  address                      integral           32    'he557987a                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    9645                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 9755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 9825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 9835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 9855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'h99687588
  address       integral          32    'he557987a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 9855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9855: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9855: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'he5579878
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9875: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9875: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8290                                                      
  data                         integral           32    'h3d87736b                                                 
  address                      integral           32    'hb0e9a199                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    9875                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 10065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 10135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 10145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 10165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'h3d87736b
  address       integral          32    'hb0e9a199
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hb0e9a198
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10185: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10185: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8364                                                      
  data                         integral           32    'h8324d3d6                                                 
  address                      integral           32    'he9b0963f                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    10185                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 10365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 10435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 10445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 10465: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'h8324d3d6
  address       integral          32    'he9b0963f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10465: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10465: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10465: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'he9b0963c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10485: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10485: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8392                                                      
  data                         integral           32    'h6a4096c9                                                 
  address                      integral           32    'h4fac767a                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    10485                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 10585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 10655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 10665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 10685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'h6a4096c9
  address       integral          32    'h4fac767a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10685: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h4fac7678
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10705: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10705: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8277                                                      
  data                         integral           32    'hf2dabc44                                                 
  address                      integral           32    'he2dd424c                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    10705                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 10905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 10975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 10985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 11005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'hf2dabc44
  address       integral          32    'he2dd424c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'he2dd424c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11025: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11025: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8328                                                      
  data                         integral           32    'h1cf34447                                                 
  address                      integral           32    'he342f995                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    11025                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 11235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 11305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 11315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 11335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'h1cf34447
  address       integral          32    'he342f995
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11335: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'he342f994
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11355: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11355: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8250                                                      
  data                         integral           32    'he88a2ed2                                                 
  address                      integral           32    'h50dd9c8b                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    11355                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 11545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 11615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 11625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 11645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'he88a2ed2
  address       integral          32    'h50dd9c8b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h50dd9c88
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11665: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11665: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8405                                                      
  data                         integral           32    'h559f7be6                                                 
  address                      integral           32    'habad2af0                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    11665                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 11765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 11835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 11845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 11865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'h559f7be6
  address       integral          32    'habad2af0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11865: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'habad2af0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11885: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11885: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8239                                                      
  data                         integral           32    'h64332b81                                                 
  address                      integral           32    'hf3b1a4fb                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    11885                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 12025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 12095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 12105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 12125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'h64332b81
  address       integral          32    'hf3b1a4fb
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 12125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 12125: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 12125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hf3b1a4f8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12145: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12145: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8220                                                      
  data                         integral           32    'h14453da4                                                 
  address                      integral           32    'h68eb0a84                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    12145                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 12245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 12315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 12325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 12345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'h14453da4
  address       integral          32    'h68eb0a84
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 12345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 12345: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 12345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h68eb0a84
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12365: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12365: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8291                                                      
  data                         integral           32    'h65d5b24f                                                 
  address                      integral           32    'h8b595ba4                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    12365                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 12595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 12665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 12675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 12695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'h65d5b24f
  address       integral          32    'h8b595ba4
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 12695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 12695: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 12695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h8b595ba4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12715: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12715: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8407                                                      
  data                         integral           32    'h58e48982                                                 
  address                      integral           32    'h9afc9852                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    12715                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 12795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 12865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 12875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 12895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'h58e48982
  address       integral          32    'h9afc9852
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 12895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 12895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 12895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h9afc9850
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12915: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12915: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8237                                                      
  data                         integral           32    'hed71c33e                                                 
  address                      integral           32    'h57d4c096                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    12915                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 13015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 13085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 13095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 13115: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'hed71c33e
  address       integral          32    'h57d4c096
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 13115: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13115: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h57d4c094
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13135: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13135: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8219                                                      
  data                         integral           32    'h237d5f81                                                 
  address                      integral           32    'h41e1d461                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    13135                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 13185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 13255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 13265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 13285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'h237d5f81
  address       integral          32    'h41e1d461
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 13285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h41e1d460
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13305: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13305: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8338                                                      
  data                         integral           32    'hfb075e4c                                                 
  address                      integral           32    'h5923d3ba                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    13305                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 13435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 13505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 13515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 13535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'hfb075e4c
  address       integral          32    'h5923d3ba
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 13535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13535: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5923d3b8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13555: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13555: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8268                                                      
  data                         integral           32    'h740fbf9f                                                 
  address                      integral           32    'h9d9abea9                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    13555                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 13725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 13795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 13805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 13825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'h740fbf9f
  address       integral          32    'h9d9abea9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 13825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13825: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h9d9abea8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13845: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13845: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8377                                                      
  data                         integral           32    'h8e96837b                                                 
  address                      integral           32    'h8f469516                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    13845                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 13975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 14045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 14055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 14075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'h8e96837b
  address       integral          32    'h8f469516
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 14075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14075: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h8f469514
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14095: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14095: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8414                                                      
  data                         integral           32    'h4a9ba9de                                                 
  address                      integral           32    'hee275712                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    14095                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 14325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 14395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 14405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 14425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'h4a9ba9de
  address       integral          32    'hee275712
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 14425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14425: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hee275710
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14445: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14445: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                                      
  data                         integral           32    'ha81f32ca                                                 
  address                      integral           32    'h7a3d04ac                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    14445                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 14525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 14595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 14605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 14625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'ha81f32ca
  address       integral          32    'h7a3d04ac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 14625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14625: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h7a3d04ac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14645: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14645: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8224                                                      
  data                         integral           32    'ha7211e3d                                                 
  address                      integral           32    'hf3879dcc                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    14645                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 14715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 14785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 14795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 14815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'ha7211e3d
  address       integral          32    'hf3879dcc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 14815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14815: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hf3879dcc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14835: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14835: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8296                                                      
  data                         integral           32    'h47a16c38                                                 
  address                      integral           32    'h5a072273                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    14835                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 15025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 15095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 15105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 15125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'h47a16c38
  address       integral          32    'h5a072273
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 15125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15125: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5a072270
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15145: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15145: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8404                                                      
  data                         integral           32    'h89a01cbc                                                 
  address                      integral           32    'h6dbb92b0                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    15145                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 15205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 15275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 15285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 15305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'h89a01cbc
  address       integral          32    'h6dbb92b0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 15305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h6dbb92b0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15325: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15325: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8304                                                      
  data                         integral           32    'h6d1d2fc7                                                 
  address                      integral           32    'heea4ee8b                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    15325                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 15395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 15465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 15475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 15495: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'h6d1d2fc7
  address       integral          32    'heea4ee8b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 15495: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15495: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15495: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'heea4ee88
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15515: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15515: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8221                                                      
  data                         integral           32    'hf218a55b                                                 
  address                      integral           32    'hdcc335dc                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    15515                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 15555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 15625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 15635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 15655: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'hf218a55b
  address       integral          32    'hdcc335dc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 15655: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15655: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15655: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hdcc335dc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15675: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15675: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8254                                                      
  data                         integral           32    'h18927d76                                                 
  address                      integral           32    'hf81668c4                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    15675                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 15775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 15845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 15855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 15875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'h18927d76
  address       integral          32    'hf81668c4
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 15875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15875: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15875: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hf81668c4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15895: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15895: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8230                                                      
  data                         integral           32    'he08ab81a                                                 
  address                      integral           32    'h409e873a                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    15895                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 16065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 16135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 16145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 16165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'he08ab81a
  address       integral          32    'h409e873a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 16165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h409e8738
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16185: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16185: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8234                                                      
  data                         integral           32    'h4a015546                                                 
  address                      integral           32    'h765b9136                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    16185                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 16305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 16375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 16385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 16405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'h4a015546
  address       integral          32    'h765b9136
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 16405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16405: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h765b9134
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16425: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16425: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8315                                                      
  data                         integral           32    'h54f654f9                                                 
  address                      integral           32    'hd94d86d9                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    16425                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 16455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 16525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 16535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 16555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'h54f654f9
  address       integral          32    'hd94d86d9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 16555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16555: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16555: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hd94d86d8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16575: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16575: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8359                                                      
  data                         integral           32    'h169b735                                                  
  address                      integral           32    'h697467fa                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    16575                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 16655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 16725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 16735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 16755: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'h169b735 
  address       integral          32    'h697467fa
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 16755: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16755: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16755: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h697467f8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16775: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16775: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8330                                                      
  data                         integral           32    'h4f5b7bf9                                                 
  address                      integral           32    'he6d034a9                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    16775                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 16865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 16935: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 16945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 16965: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'h4f5b7bf9
  address       integral          32    'he6d034a9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 16965: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16965: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'he6d034a8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16985: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16985: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8283                                                      
  data                         integral           32    'h3ecba344                                                 
  address                      integral           32    'h5160ecdf                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    16985                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 17015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 17085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 17095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 17115: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'h3ecba344
  address       integral          32    'h5160ecdf
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17115: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17115: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5160ecdc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17135: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17135: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                                                      
  data                         integral           32    'hcfba2d18                                                 
  address                      integral           32    'h692690aa                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    17135                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 17225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 17295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 17305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 17325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'hcfba2d18
  address       integral          32    'h692690aa
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h692690a8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17345: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17345: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8320                                                      
  data                         integral           32    'h2271974                                                  
  address                      integral           32    'hee21200c                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    17345                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 17475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 17545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 17555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 17575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'h2271974 
  address       integral          32    'hee21200c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17575: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17575: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hee21200c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17595: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17595: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8261                                                      
  data                         integral           32    'hd6126857                                                 
  address                      integral           32    'h60509ae5                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    17595                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 17675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 17745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 17755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 17775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'hd6126857
  address       integral          32    'h60509ae5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17775: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h60509ae4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17795: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17795: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8382                                                      
  data                         integral           32    'h4b7c19c3                                                 
  address                      integral           32    'h7fb5016b                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    17795                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 17965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 18035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 18045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 18065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'h4b7c19c3
  address       integral          32    'h7fb5016b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 18065: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 18065: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h7fb50168
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18085: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18085: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8348                                                      
  data                         integral           32    'h62642db7                                                 
  address                      integral           32    'h8c4e5360                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    18085                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 18305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 18375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 18385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 18405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'h62642db7
  address       integral          32    'h8c4e5360
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 18405: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 18405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h8c4e5360
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18425: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18425: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8273                                                      
  data                         integral           32    'h1acaa433                                                 
  address                      integral           32    'h861c90fb                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    18425                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 18625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 18695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 18705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 18725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'h1acaa433
  address       integral          32    'h861c90fb
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 18725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 18725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h861c90f8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18745: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18745: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8276                                                      
  data                         integral           32    'h74af7d37                                                 
  address                      integral           32    'had1fba1d                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    18745                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 18835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 18905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 18915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 18935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'h74af7d37
  address       integral          32    'had1fba1d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 18935: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 18935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'had1fba1c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18955: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18955: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'h7012b8c3                                                 
  address                      integral           32    'h8157cec5                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    18955                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 19125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 19195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 19205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 19225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'h7012b8c3
  address       integral          32    'h8157cec5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 19225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 19225: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 19225: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h8157cec4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19245: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19245: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8269                                                      
  data                         integral           32    'hcf456d6                                                  
  address                      integral           32    'h82c4cf03                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    19245                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 19405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 19475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 19485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 19505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'hcf456d6 
  address       integral          32    'h82c4cf03
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 19505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 19505: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 19505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h82c4cf00
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19525: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19525: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8245                                                      
  data                         integral           32    'h4b545772                                                 
  address                      integral           32    'h7166bad7                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    19525                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 19605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 19675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 19685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 19705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'h4b545772
  address       integral          32    'h7166bad7
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 19705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 19705: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 19705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h7166bad4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19725: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19725: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8373                                                      
  data                         integral           32    'h2b32ba96                                                 
  address                      integral           32    'h4d3d923a                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    19725                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 19895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 19965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 19975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 19995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'h2b32ba96
  address       integral          32    'h4d3d923a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 19995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 19995: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 19995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h4d3d9238
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20015: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20015: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8360                                                      
  data                         integral           32    'hac8f8042                                                 
  address                      integral           32    'hd649551b                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    20015                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 20205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 20275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 20285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 20305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'hac8f8042
  address       integral          32    'hd649551b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 20305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 20305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 20305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hd6495518
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20325: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20325: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8331                                                      
  data                         integral           32    'hcf6aa876                                                 
  address                      integral           32    'hcc8a0392                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    20325                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 20495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 20565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 20575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 20595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'hcf6aa876
  address       integral          32    'hcc8a0392
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 20595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 20595: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 20595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hcc8a0390
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20615: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20615: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8279                                                      
  data                         integral           32    'h93c43332                                                 
  address                      integral           32    'hefff9d9f                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    20615                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 20685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 20755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 20765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 20785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'h93c43332
  address       integral          32    'hefff9d9f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 20785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 20785: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 20785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hefff9d9c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20805: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20805: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8249                                                      
  data                         integral           32    'hf99c2076                                                 
  address                      integral           32    'h80aa2323                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    20805                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 20915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 20985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 20995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 21015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'hf99c2076
  address       integral          32    'h80aa2323
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 21015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21015: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h80aa2320
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21035: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21035: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8218                                                      
  data                         integral           32    'hf27043                                                   
  address                      integral           32    'hfe899445                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    21035                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 21105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 21175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 21185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 21205: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'hf27043  
  address       integral          32    'hfe899445
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 21205: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21205: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21205: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hfe899444
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21225: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21225: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8293                                                      
  data                         integral           32    'ha9c72297                                                 
  address                      integral           32    'ha99df0f6                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    21225                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 21435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 21505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 21515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 21535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'ha9c72297
  address       integral          32    'ha99df0f6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 21535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21535: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha99df0f4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21555: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21555: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8411                                                      
  data                         integral           32    'hf41a3773                                                 
  address                      integral           32    'h81e7393c                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    21555                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 21645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 21715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 21725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 21745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'hf41a3773
  address       integral          32    'h81e7393c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 21745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h81e7393c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21765: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21765: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8235                                                      
  data                         integral           32    'hdfebaed7                                                 
  address                      integral           32    'h87656d01                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    21765                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 21835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 21905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 21915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 21935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'hdfebaed7
  address       integral          32    'h87656d01
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 21935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21935: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h87656d00
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21955: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21955: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8306                                                      
  data                         integral           32    'h6d3b88c3                                                 
  address                      integral           32    'h7a188c64                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    21955                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 22185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 22255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 22265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 22285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'h6d3b88c3
  address       integral          32    'h7a188c64
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 22285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 22285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 22285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h7a188c64
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22305: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22305: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8368                                                      
  data                         integral           32    'h9c09c537                                                 
  address                      integral           32    'h9a009746                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    22305                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 22445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 22515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 22525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 22545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'h9c09c537
  address       integral          32    'h9a009746
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 22545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 22545: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 22545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h9a009744
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h6c566434                                                 
  address                      integral           32    'h671d8dce                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    22565                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 22705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 22775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 22785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 22805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8285     
  dat           integral          32    'h6c566434
  address       integral          32    'h671d8dce
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 22805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 22805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 22805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h671d8dcc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22825: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22825: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8223                                                      
  data                         integral           32    'hde2165b8                                                 
  address                      integral           32    'h616f6fc4                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    22825                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 22925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 22995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 23005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 23025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8246     
  dat           integral          32    'hde2165b8
  address       integral          32    'h616f6fc4
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23025: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23025: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h616f6fc4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23045: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23045: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8213                                                      
  data                         integral           32    'hf16ac9c4                                                 
  address                      integral           32    'h88f63d68                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    23045                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 23075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 23145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 23155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 23175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8358     
  dat           integral          32    'hf16ac9c4
  address       integral          32    'h88f63d68
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h88f63d68
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23195: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23195: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8253                                                      
  data                         integral           32    'ha6329058                                                 
  address                      integral           32    'h5db1f68b                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    23195                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 23245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 23315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 23325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 23345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8262     
  dat           integral          32    'ha6329058
  address       integral          32    'h5db1f68b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23345: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8241     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5db1f688
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23365: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23365: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8256                                                      
  data                         integral           32    'hfc78b975                                                 
  address                      integral           32    'h5fa29b34                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    23365                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 23445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 23515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 23525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 23545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8289     
  dat           integral          32    'hfc78b975
  address       integral          32    'h5fa29b34
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23545: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8381     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5fa29b34
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8290                                                      
  data                         integral           32    'hf43d4519                                                 
  address                      integral           32    'hcec82b73                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    23565                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 23755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 23825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 23835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 23855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8258     
  dat           integral          32    'hf43d4519
  address       integral          32    'hcec82b73
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23855: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23855: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8329     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hcec82b70
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23875: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23875: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8366                                                      
  data                         integral           32    'h8d803345                                                 
  address                      integral           32    'h6b22a741                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    23875                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 23945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 24015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 24025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 24045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8383     
  dat           integral          32    'h8d803345
  address       integral          32    'h6b22a741
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 24045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 24045: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 24045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8333     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h6b22a740
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24065: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24065: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8392                                                      
  data                         integral           32    'hc84183fa                                                 
  address                      integral           32    'hb4b20e94                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    24065                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 24135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 24205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 24215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 24235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8369     
  dat           integral          32    'hc84183fa
  address       integral          32    'hb4b20e94
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 24235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 24235: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 24235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hb4b20e94
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24255: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24255: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8277                                                      
  data                         integral           32    'ha4813736                                                 
  address                      integral           32    'h6b76618e                                                 
  request_type                 request_t          1     WRITE_REQ                                                  
  access_cache_type            access_cache_t     1     DCACHE_ACC                                                 
  begin_time                   time               64    24255                                                      
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_dcache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_dcache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 24465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 24535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 24545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 24565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8325     
  dat           integral          32    'ha4813736
  address       integral          32    'h6b76618e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 24565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 24565: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 24565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8264     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h6b76618c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24585: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 24585: uvm_test_top.tb.vsequencer@@write_miss_dcache_randomized_seq [write_miss_dcache_randomized_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 24585: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  918
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]   401
[cpu_driver_c]   204
[cpu_monitor_c]     4
[system_bus_monitor_c]   301
[write_miss_dcache_randomized]     1
[write_miss_dcache_randomized_seq]     3
Simulation complete via $finish(1) at time 24585 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_121/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/model_dir/icc_7bfd3f05_002bfa59.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_121/cov_work/scope/test/icc_7bfd3f05_002bfa59.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_121/cov_work/scope/test/ies.vsof
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 10 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.17150.1/vm_scan_28_2_15_36.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.17150.1/vm_scan_28_2_15_36.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.17150.1/vm_scan_28_2_15_36.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.17150.2/vm_scan_28_2_15_37.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.17150.2/vm_scan_28_2_15_37.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.17150.2/vm_scan_28_2_15_37.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
