

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Tue Aug 13 16:19:26 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        pool_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     61.54|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  644|  644|  639|  639| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------+---------+-----+-----+-----+-----+---------+
        |            |         |  Latency  |  Interval | Pipeline|
        |  Instance  |  Module | min | max | min | max |   Type  |
        +------------+---------+-----+-----+-----+-----+---------+
        |pool_2D_U0  |pool_2D  |  638|  638|  638|  638|   none  |
        |pool_1D_U0  |pool_1D  |  439|  439|  439|  439|   none  |
        |hs2axis_U0  |hs2axis  |  203|  203|  203|  203|   none  |
        +------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     46|
|FIFO             |        8|      -|    145|    272|
|Instance         |       24|     32|   9162|  17931|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     54|
|Register         |        -|      -|      9|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       32|     32|   9316|  18303|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       26|     40|     26|    103|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+---------------------+---------+-------+------+------+
    |        Instance       |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------+---------------------+---------+-------+------+------+
    |hs2axis_U0             |hs2axis              |        0|      6|   307|   318|
    |pool_1D_U0             |pool_1D              |       16|     13|  4723|  8174|
    |pool_2D_U0             |pool_2D              |        8|     13|  3830|  8951|
    |pool_AXILiteS_s_axi_U  |pool_AXILiteS_s_axi  |        0|      0|   302|   488|
    +-----------------------+---------------------+---------+-------+------+------+
    |Total                  |                     |       24|     32|  9162| 17931|
    +-----------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+-----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF | LUT | Depth| Bits| Size:D*B|
    +------------------+---------+-----+-----+------+-----+---------+
    |stream_tp2_V_V_U  |        0|    5|  140|     2|  128|      256|
    |stream_tp_V_V_U   |        8|  140|  132|     8|  128|     1024|
    +------------------+---------+-----+-----+------+-----+---------+
    |Total             |        8|  145|  272|    10|  256|     1280|
    +------------------+---------+-----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |hs2axis_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |pool_1D_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |pool_2D_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ap_idle                      |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                |    and   |      0|  0|   2|           1|           1|
    |hs2axis_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |pool_1D_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |pool_2D_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_hs2axis_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_pool_1D_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_pool_2D_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  46|          14|          11|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_hs2axis_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_pool_1D_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_pool_2D_U0_ap_ready  |   9|          2|    1|          2|
    |hs2axis_U0_ap_ready_count        |   9|          2|    2|          4|
    |pool_1D_U0_ap_ready_count        |   9|          2|    2|          4|
    |pool_2D_U0_ap_ready_count        |   9|          2|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  54|         12|    9|         18|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_sync_reg_hs2axis_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_pool_1D_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_pool_2D_U0_ap_ready  |  1|   0|    1|          0|
    |hs2axis_U0_ap_ready_count        |  2|   0|    2|          0|
    |pool_1D_U0_ap_ready_count        |  2|   0|    2|          0|
    |pool_2D_U0_ap_ready_count        |  2|   0|    2|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  9|   0|    9|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     pool     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     pool     | return value |
|in_V_V_TDATA            |  in |  128|    axis    |    in_V_V    |    pointer   |
|in_V_V_TVALID           |  in |    1|    axis    |    in_V_V    |    pointer   |
|in_V_V_TREADY           | out |    1|    axis    |    in_V_V    |    pointer   |
|out_r_TDATA             | out |  128|    axis    | out_V_data_V |    pointer   |
|out_r_TLAST             | out |    1|    axis    |  out_V_last  |    pointer   |
|out_r_TVALID            | out |    1|    axis    |  out_V_last  |    pointer   |
|out_r_TREADY            |  in |    1|    axis    |  out_V_last  |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stream_tp_V_V = alloca i128, align 8" [pool_stream/pool.cpp:20]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stream_tp2_V_V = alloca i128, align 8" [pool_stream/pool.cpp:23]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

 <State 2> : 21.84ns
ST_2 : Operation 11 [1/1] (1.00ns)   --->   "%Ky_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Ky)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 12 [1/1] (1.00ns)   --->   "%Kx_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Kx)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 13 [1/1] (1.00ns)   --->   "%width_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %width_out)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 14 [1/1] (1.00ns)   --->   "%height_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %height_out)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 15 [1/1] (1.00ns)   --->   "%width_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %width_in)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 16 [1/1] (1.00ns)   --->   "%height_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %height_in)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%ch_div_K_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ch_div_K)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 18 [2/2] (20.8ns)   --->   "call fastcc void @pool_1D(i128* %in_V_V, i128* %stream_tp_V_V, i32 %ch_div_K_read, i32 %height_in_read, i32 %width_in_read, i32 %Kx_read)" [pool_stream/pool.cpp:25]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @pool_1D(i128* %in_V_V, i128* %stream_tp_V_V, i32 %ch_div_K_read, i32 %height_in_read, i32 %width_in_read, i32 %Kx_read)" [pool_stream/pool.cpp:25]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 20.84ns
ST_4 : Operation 20 [2/2] (20.8ns)   --->   "call fastcc void @pool_2D(i128* %stream_tp_V_V, i128* %stream_tp2_V_V, i32 %ch_div_K_read, i32 %height_in_read, i32 %width_out_read, i32 %Ky_read)" [pool_stream/pool.cpp:26]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @pool_2D(i128* %stream_tp_V_V, i128* %stream_tp2_V_V, i32 %ch_div_K_read, i32 %height_in_read, i32 %width_out_read, i32 %Ky_read)" [pool_stream/pool.cpp:26]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 19.57ns
ST_6 : Operation 22 [2/2] (19.5ns)   --->   "call fastcc void @hs2axis(i128* %stream_tp2_V_V, i128* %out_V_data_V, i1* %out_V_last, i32 %ch_div_K_read, i32 %height_out_read, i32 %width_out_read)" [pool_stream/pool.cpp:27]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @hs2axis(i128* %stream_tp2_V_V, i128* %out_V_data_V, i1* %out_V_last, i32 %ch_div_K_read, i32 %height_out_read, i32 %width_out_read)" [pool_stream/pool.cpp:27]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:16]
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %in_V_V), !map !66"
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %out_V_data_V), !map !70"
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last), !map !74"
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ch_div_K), !map !78"
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %height_in), !map !84"
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %width_in), !map !88"
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %height_out), !map !92"
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %width_out), !map !96"
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Kx), !map !100"
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Ky), !map !104"
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @pool_str) nounwind"
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @stream_tp_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str33, [1 x i8]* @p_str33, i32 8, i32 8, i128* %stream_tp_V_V, i128* %stream_tp_V_V)"
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %stream_tp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str35, [1 x i8]* @p_str36, [1 x i8]* @p_str37, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str38, [1 x i8]* @p_str39)"
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @stream_tp2_OC_V_OC_V, i32 1, [1 x i8]* @p_str40, [1 x i8]* @p_str40, i32 2, i32 2, i128* %stream_tp2_V_V, i128* %stream_tp2_V_V)"
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %stream_tp2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)"
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:7]
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %Ky, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:8]
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %width_in, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:9]
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %Kx, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:10]
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %height_in, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:11]
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %height_out, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:12]
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %width_out, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:13]
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ch_div_K, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:14]
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i1* %out_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:17]
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_stream/pool.cpp:18]
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [pool_stream/pool.cpp:28]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_div_K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ky]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stream_tp_V_V   (alloca              ) [ 001111111]
stream_tp2_V_V  (alloca              ) [ 001111111]
Ky_read         (read                ) [ 000111000]
Kx_read         (read                ) [ 000100000]
width_out_read  (read                ) [ 000111110]
height_out_read (read                ) [ 000111110]
width_in_read   (read                ) [ 000100000]
height_in_read  (read                ) [ 000111000]
ch_div_K_read   (read                ) [ 000111110]
StgValue_19     (call                ) [ 000000000]
StgValue_21     (call                ) [ 000000000]
StgValue_23     (call                ) [ 000000000]
StgValue_24     (specdataflowpipeline) [ 000000000]
StgValue_25     (specbitsmap         ) [ 000000000]
StgValue_26     (specbitsmap         ) [ 000000000]
StgValue_27     (specbitsmap         ) [ 000000000]
StgValue_28     (specbitsmap         ) [ 000000000]
StgValue_29     (specbitsmap         ) [ 000000000]
StgValue_30     (specbitsmap         ) [ 000000000]
StgValue_31     (specbitsmap         ) [ 000000000]
StgValue_32     (specbitsmap         ) [ 000000000]
StgValue_33     (specbitsmap         ) [ 000000000]
StgValue_34     (specbitsmap         ) [ 000000000]
StgValue_35     (spectopmodule       ) [ 000000000]
empty           (specchannel         ) [ 000000000]
StgValue_37     (specinterface       ) [ 000000000]
empty_9         (specchannel         ) [ 000000000]
StgValue_39     (specinterface       ) [ 000000000]
StgValue_40     (specinterface       ) [ 000000000]
StgValue_41     (specinterface       ) [ 000000000]
StgValue_42     (specinterface       ) [ 000000000]
StgValue_43     (specinterface       ) [ 000000000]
StgValue_44     (specinterface       ) [ 000000000]
StgValue_45     (specinterface       ) [ 000000000]
StgValue_46     (specinterface       ) [ 000000000]
StgValue_47     (specinterface       ) [ 000000000]
StgValue_48     (specinterface       ) [ 000000000]
StgValue_49     (specinterface       ) [ 000000000]
StgValue_50     (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_div_K">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_div_K"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="height_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="width_in">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_in"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="height_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="width_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Kx">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kx"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Ky">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ky"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_1D"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_2D"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hs2axis"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_tp_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_tp2_OC_V_OC_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="stream_tp_V_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_tp_V_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="stream_tp2_V_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_tp2_V_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="Ky_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ky_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Kx_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kx_read/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="width_out_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_out_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="height_out_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_out_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="width_in_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_in_read/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="height_in_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_in_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ch_div_K_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch_div_K_read/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_pool_2D_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="3"/>
<pin id="149" dir="0" index="2" bw="128" slack="3"/>
<pin id="150" dir="0" index="3" bw="32" slack="2"/>
<pin id="151" dir="0" index="4" bw="32" slack="2"/>
<pin id="152" dir="0" index="5" bw="32" slack="2"/>
<pin id="153" dir="0" index="6" bw="32" slack="2"/>
<pin id="154" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_pool_1D_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="128" slack="1"/>
<pin id="160" dir="0" index="3" bw="32" slack="0"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="162" dir="0" index="5" bw="32" slack="0"/>
<pin id="163" dir="0" index="6" bw="32" slack="0"/>
<pin id="164" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_hs2axis_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="128" slack="5"/>
<pin id="174" dir="0" index="2" bw="128" slack="0"/>
<pin id="175" dir="0" index="3" bw="1" slack="0"/>
<pin id="176" dir="0" index="4" bw="32" slack="4"/>
<pin id="177" dir="0" index="5" bw="32" slack="4"/>
<pin id="178" dir="0" index="6" bw="32" slack="4"/>
<pin id="179" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/6 "/>
</bind>
</comp>

<comp id="183" class="1005" name="stream_tp_V_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="128" slack="1"/>
<pin id="185" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="stream_tp_V_V "/>
</bind>
</comp>

<comp id="189" class="1005" name="stream_tp2_V_V_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="128" slack="3"/>
<pin id="191" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="stream_tp2_V_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="Ky_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2"/>
<pin id="197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Ky_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="Kx_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Kx_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="width_out_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2"/>
<pin id="207" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="width_out_read "/>
</bind>
</comp>

<comp id="211" class="1005" name="height_out_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="4"/>
<pin id="213" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="height_out_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="width_in_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_in_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="height_in_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_in_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="ch_div_K_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_div_K_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="140" pin="2"/><net_sink comp="156" pin=3"/></net>

<net id="168"><net_src comp="134" pin="2"/><net_sink comp="156" pin=4"/></net>

<net id="169"><net_src comp="128" pin="2"/><net_sink comp="156" pin=5"/></net>

<net id="170"><net_src comp="110" pin="2"/><net_sink comp="156" pin=6"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="186"><net_src comp="96" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="192"><net_src comp="100" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="198"><net_src comp="104" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="203"><net_src comp="110" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="156" pin=6"/></net>

<net id="208"><net_src comp="116" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="214"><net_src comp="122" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="219"><net_src comp="128" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="156" pin=5"/></net>

<net id="224"><net_src comp="134" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="230"><net_src comp="140" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="171" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {6 7 }
	Port: out_V_last | {6 7 }
 - Input state : 
	Port: pool : in_V_V | {2 3 }
	Port: pool : ch_div_K | {2 }
	Port: pool : height_in | {2 }
	Port: pool : width_in | {2 }
	Port: pool : height_out | {2 }
	Port: pool : width_out | {2 }
	Port: pool : Kx | {2 }
	Port: pool : Ky | {2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      grp_pool_2D_fu_146     |    8    |    13   | 7.21325 |   4060  |   8761  |
|   call   |      grp_pool_1D_fu_156     |    0    |    13   |  1.769  |   4752  |   7963  |
|          |      grp_hs2axis_fu_171     |    0    |    6    |  1.769  |   256   |   162   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |     Ky_read_read_fu_104     |    0    |    0    |    0    |    0    |    0    |
|          |     Kx_read_read_fu_110     |    0    |    0    |    0    |    0    |    0    |
|          |  width_out_read_read_fu_116 |    0    |    0    |    0    |    0    |    0    |
|   read   | height_out_read_read_fu_122 |    0    |    0    |    0    |    0    |    0    |
|          |  width_in_read_read_fu_128  |    0    |    0    |    0    |    0    |    0    |
|          |  height_in_read_read_fu_134 |    0    |    0    |    0    |    0    |    0    |
|          |  ch_div_K_read_read_fu_140  |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    8    |    32   | 10.7513 |   9068  |  16886  |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    Kx_read_reg_200    |   32   |
|    Ky_read_reg_195    |   32   |
| ch_div_K_read_reg_227 |   32   |
| height_in_read_reg_221|   32   |
|height_out_read_reg_211|   32   |
| stream_tp2_V_V_reg_189|   128  |
| stream_tp_V_V_reg_183 |   128  |
| width_in_read_reg_216 |   32   |
| width_out_read_reg_205|   32   |
+-----------------------+--------+
|         Total         |   480  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_pool_1D_fu_156 |  p3  |   2  |  32  |   64   ||    9    |
| grp_pool_1D_fu_156 |  p4  |   2  |  32  |   64   ||    9    |
| grp_pool_1D_fu_156 |  p5  |   2  |  32  |   64   ||    9    |
| grp_pool_1D_fu_156 |  p6  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   256  ||  7.076  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   32   |   10   |  9068  |  16886 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |    -   |   480  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   32   |   17   |  9548  |  16922 |
+-----------+--------+--------+--------+--------+--------+
