// Seed: 3741709157
module module_0 (
    input tri1 id_0
);
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  assign id_0 = -1'b0 & 1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input  tri1  id_0,
    output uwire id_1,
    input  wand  id_2
);
  wire id_4;
  module_0 modCall_1 (id_2);
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    access,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    access,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    module_3,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54
);
  input wire id_54;
  inout wire id_53;
  output wire id_52;
  input wire id_51;
  input wire id_50;
  input wire id_49;
  output wire id_48;
  input wire id_47;
  input wire id_46;
  inout wire id_45;
  input wire id_44;
  inout wire id_43;
  inout wire id_42;
  inout wire id_41;
  output wire id_40;
  input wire id_39;
  input wire id_38;
  output wire id_37;
  inout wire id_36;
  inout wire id_35;
  inout wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  final $unsigned(74);
  ;
  wire [1 : (  -1  )] id_55;
  wire id_56;
endmodule
module module_4 #(
    parameter id_0 = 32'd58,
    parameter id_1 = 32'd67,
    parameter id_2 = 32'd65
) (
    output tri1 _id_0,
    input wand _id_1,
    output supply0 _id_2
);
  wire [id_1 : -1] id_4;
  module_3 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic [id_2  -  -1 : id_0] id_5;
  ;
endmodule
