#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_local_block", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_local_deadlock", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("firstVector_arr_address0", 2, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("firstVector_arr_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("firstVector_arr_q0", 16, hls_in, 0, "ap_memory", "in_data", 1),
	Port_Property("secondVector_arr_address0", 2, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("secondVector_arr_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("secondVector_arr_q0", 16, hls_in, 1, "ap_memory", "in_data", 1),
	Port_Property("resultVecror_arr_address0", 2, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("resultVecror_arr_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("resultVecror_arr_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("resultVecror_arr_d0", 32, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("resultVecror_arr_q0", 32, hls_in, 2, "ap_memory", "in_data", 1),
};
const char* HLS_Design_Meta::dut_name = "lab4_z1";
