#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 28 16:25:25 2020
# Process ID: 10812
# Current directory: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6028 D:\GitHub\scr1-sdk_orig\fpga\arty\scr1\arty_scr1\arty_scr1.xpr
# Log file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/vivado.log
# Journal file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 874.781 ; gain = 146.895
add_files -norecurse -scan_for_includes D:/Xilinx/Projects/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.srcs/sim_2/imports/new/testb_fpu.v
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 922.152 ; gain = 0.000
import_files -norecurse D:/Xilinx/Projects/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.srcs/sim_2/imports/new/testb_fpu.v
add_files -norecurse -scan_for_includes {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v}
source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/FPU_ap_faddfsub_3_full_dsp_32_ip.tcl
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
#     set fpo_ver 7.0
# }
# create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_faddfsub_3_full_dsp_32
WARNING: [IP_Flow 19-4832] The IP name 'FPU_ap_faddfsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 929.633 ; gain = 7.480
# set_property -dict [list CONFIG.a_precision_type Single \
#                           CONFIG.a_tuser_width 1 \
#                           CONFIG.add_sub_value Both \
#                           CONFIG.b_tuser_width 1 \
#                           CONFIG.c_a_exponent_width 8 \
#                           CONFIG.c_a_fraction_width 24 \
#                           CONFIG.c_compare_operation Programmable \
#                           CONFIG.c_has_divide_by_zero false \
#                           CONFIG.c_has_invalid_op false \
#                           CONFIG.c_has_overflow false \
#                           CONFIG.c_has_underflow false \
#                           CONFIG.c_latency 3 \
#                           CONFIG.c_mult_usage Full_Usage \
#                           CONFIG.c_optimization Speed_Optimized \
#                           CONFIG.c_rate 1 \
#                           CONFIG.c_result_exponent_width 8 \
#                           CONFIG.c_result_fraction_width 24 \
#                           CONFIG.component_name FPU_ap_faddfsub_3_full_dsp_32 \
#                           CONFIG.flow_control NonBlocking \
#                           CONFIG.has_a_tlast false \
#                           CONFIG.has_a_tuser false \
#                           CONFIG.has_aclken true \
#                           CONFIG.has_aresetn false \
#                           CONFIG.has_b_tlast false \
#                           CONFIG.has_b_tuser false \
#                           CONFIG.has_operation_tlast false \
#                           CONFIG.has_operation_tuser false \
#                           CONFIG.has_result_tready false \
#                           CONFIG.maximum_latency false \
#                           CONFIG.operation_tuser_width 1 \
#                           CONFIG.operation_type Add_Subtract \
#                           CONFIG.result_precision_type Single \
#                           CONFIG.result_tlast_behv Null] -objects [get_ips FPU_ap_faddfsub_3_full_dsp_32] -quiet
# set_property generate_synth_checkpoint false [get_files FPU_ap_faddfsub_3_full_dsp_32.xci]
# generate_target {synthesis simulation} [get_files FPU_ap_faddfsub_3_full_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_faddfsub_3_full_dsp_32'...
source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/FPU_ap_fcmp_0_no_dsp_32_ip.tcl
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
#     set fpo_ver 7.0
# }
# create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_fcmp_0_no_dsp_32
# set_property -dict [list CONFIG.a_precision_type Single \
#                           CONFIG.a_tuser_width 1 \
#                           CONFIG.add_sub_value Both \
#                           CONFIG.b_tuser_width 1 \
#                           CONFIG.c_a_exponent_width 8 \
#                           CONFIG.c_a_fraction_width 24 \
#                           CONFIG.c_compare_operation Programmable \
#                           CONFIG.c_has_divide_by_zero false \
#                           CONFIG.c_has_invalid_op false \
#                           CONFIG.c_has_overflow false \
#                           CONFIG.c_has_underflow false \
#                           CONFIG.c_latency 0 \
#                           CONFIG.c_mult_usage No_Usage \
#                           CONFIG.c_optimization Speed_Optimized \
#                           CONFIG.c_rate 1 \
#                           CONFIG.c_result_exponent_width 1 \
#                           CONFIG.c_result_fraction_width 0 \
#                           CONFIG.component_name FPU_ap_fcmp_0_no_dsp_32 \
#                           CONFIG.flow_control NonBlocking \
#                           CONFIG.has_a_tlast false \
#                           CONFIG.has_a_tuser false \
#                           CONFIG.has_aclken false \
#                           CONFIG.has_aresetn false \
#                           CONFIG.has_b_tlast false \
#                           CONFIG.has_b_tuser false \
#                           CONFIG.has_operation_tlast false \
#                           CONFIG.has_operation_tuser false \
#                           CONFIG.has_result_tready false \
#                           CONFIG.maximum_latency false \
#                           CONFIG.operation_tuser_width 1 \
#                           CONFIG.operation_type Compare \
#                           CONFIG.result_precision_type Custom \
#                           CONFIG.result_tlast_behv Null] -objects [get_ips FPU_ap_fcmp_0_no_dsp_32] -quiet
# set_property generate_synth_checkpoint false [get_files FPU_ap_fcmp_0_no_dsp_32.xci]
# generate_target {synthesis simulation} [get_files FPU_ap_fcmp_0_no_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_fcmp_0_no_dsp_32'...
source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/FPU_ap_fmul_2_max_dsp_32_ip.tcl
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
#     set fpo_ver 7.0
# }
# create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_fmul_2_max_dsp_32
# set_property -dict [list CONFIG.a_precision_type Single \
#                           CONFIG.a_tuser_width 1 \
#                           CONFIG.add_sub_value Both \
#                           CONFIG.b_tuser_width 1 \
#                           CONFIG.c_a_exponent_width 8 \
#                           CONFIG.c_a_fraction_width 24 \
#                           CONFIG.c_compare_operation Programmable \
#                           CONFIG.c_has_divide_by_zero false \
#                           CONFIG.c_has_invalid_op false \
#                           CONFIG.c_has_overflow false \
#                           CONFIG.c_has_underflow false \
#                           CONFIG.c_latency 2 \
#                           CONFIG.c_mult_usage Max_Usage \
#                           CONFIG.c_optimization Speed_Optimized \
#                           CONFIG.c_rate 1 \
#                           CONFIG.c_result_exponent_width 8 \
#                           CONFIG.c_result_fraction_width 24 \
#                           CONFIG.component_name FPU_ap_fmul_2_max_dsp_32 \
#                           CONFIG.flow_control NonBlocking \
#                           CONFIG.has_a_tlast false \
#                           CONFIG.has_a_tuser false \
#                           CONFIG.has_aclken true \
#                           CONFIG.has_aresetn false \
#                           CONFIG.has_b_tlast false \
#                           CONFIG.has_b_tuser false \
#                           CONFIG.has_operation_tlast false \
#                           CONFIG.has_operation_tuser false \
#                           CONFIG.has_result_tready false \
#                           CONFIG.maximum_latency false \
#                           CONFIG.operation_tuser_width 1 \
#                           CONFIG.operation_type Multiply \
#                           CONFIG.result_precision_type Single \
#                           CONFIG.result_tlast_behv Null] -objects [get_ips FPU_ap_fmul_2_max_dsp_32] -quiet
# set_property generate_synth_checkpoint false [get_files FPU_ap_fmul_2_max_dsp_32.xci]
# generate_target {synthesis simulation} [get_files FPU_ap_fmul_2_max_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_fmul_2_max_dsp_32'...
source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/FPU_ap_sitofp_4_no_dsp_32_ip.tcl
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
#     set fpo_ver 7.0
# }
# create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_sitofp_4_no_dsp_32
# set_property -dict [list CONFIG.a_precision_type Custom \
#                           CONFIG.a_tuser_width 1 \
#                           CONFIG.add_sub_value Both \
#                           CONFIG.b_tuser_width 1 \
#                           CONFIG.c_a_exponent_width 32 \
#                           CONFIG.c_a_fraction_width 0 \
#                           CONFIG.c_compare_operation Programmable \
#                           CONFIG.c_has_divide_by_zero false \
#                           CONFIG.c_has_invalid_op false \
#                           CONFIG.c_has_overflow false \
#                           CONFIG.c_has_underflow false \
#                           CONFIG.c_latency 4 \
#                           CONFIG.c_mult_usage No_Usage \
#                           CONFIG.c_optimization Speed_Optimized \
#                           CONFIG.c_rate 1 \
#                           CONFIG.c_result_exponent_width 8 \
#                           CONFIG.c_result_fraction_width 24 \
#                           CONFIG.component_name FPU_ap_sitofp_4_no_dsp_32 \
#                           CONFIG.flow_control NonBlocking \
#                           CONFIG.has_a_tlast false \
#                           CONFIG.has_a_tuser false \
#                           CONFIG.has_aclken true \
#                           CONFIG.has_aresetn false \
#                           CONFIG.has_b_tlast false \
#                           CONFIG.has_b_tuser false \
#                           CONFIG.has_operation_tlast false \
#                           CONFIG.has_operation_tuser false \
#                           CONFIG.has_result_tready false \
#                           CONFIG.maximum_latency false \
#                           CONFIG.operation_tuser_width 1 \
#                           CONFIG.operation_type Fixed_to_Float \
#                           CONFIG.result_precision_type Single \
#                           CONFIG.result_tlast_behv Null] -objects [get_ips FPU_ap_sitofp_4_no_dsp_32] -quiet
# set_property generate_synth_checkpoint false [get_files FPU_ap_sitofp_4_no_dsp_32.xci]
# generate_target {synthesis simulation} [get_files FPU_ap_sitofp_4_no_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_sitofp_4_no_dsp_32'...
open_bd_design {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:ahblite_axi_bridge:3.0 - ahblite_axi_bridge_0
Adding cell -- xilinx.com:ip:ahblite_axi_bridge:3.0 - ahblite_axi_bridge_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding </axi_gpio_0/S_AXI/Reg> from </ahb_imem>
Excluding </axi_gpio_1/S_AXI/Reg> from </ahb_imem>
Excluding </axi_gpio_2/S_AXI/Reg> from </ahb_imem>
Excluding </axi_gpio_3/S_AXI/Reg> from </ahb_imem>
Excluding </axi_uart16550_0/S_AXI/Reg> from </ahb_imem>
Successfully read diagram <system> from BD file <D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1056.906 ; gain = 98.941
open_bd_design {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <sys_pll> from BD file <D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd>
current_bd_design [get_bd_designs system]
close_bd_design [get_bd_designs system]
close_bd_design [get_bd_designs sys_pll]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 29 20:57:37 2020...
