Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May  7 12:24:48 2019
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Full_Calc_FPGA_timing_summary_routed.rpt -pb Full_Calc_FPGA_timing_summary_routed.pb -rpx Full_Calc_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : Full_Calc_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: CLK/clk_5KHz_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: DEBOUNCER/debounced_button_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCCU/cs_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCCU/cs_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCCU/cs_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCCU/cs_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCCU/ctrl_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCCU/ctrl_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCCU/ctrl_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCCU/ctrl_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: nolabel_line53/FCDP/Calc/CCU/FSM_onehot_CS_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 294 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.021        0.000                      0                   33        0.117        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.021        0.000                      0                   33        0.117        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 2.385ns (48.918%)  route 2.490ns (51.082%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.514    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.628    CLK/count20_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.962 r  CLK/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.962    CLK/count20_carry__6_n_6
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)        0.062    14.983    CLK/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 2.290ns (47.903%)  route 2.490ns (52.097%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.514    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.628    CLK/count20_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.867 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.867    CLK/count20_carry__6_n_5
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)        0.062    14.983    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 2.274ns (47.728%)  route 2.490ns (52.272%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.514    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.628    CLK/count20_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.851 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.851    CLK/count20_carry__6_n_7
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)        0.062    14.983    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 2.271ns (47.695%)  route 2.490ns (52.305%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.514    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.848 r  CLK/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.848    CLK/count20_carry__5_n_6
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    CLK/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.250ns (47.463%)  route 2.490ns (52.536%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.514    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.827 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.827    CLK/count20_carry__5_n_4
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 2.176ns (46.630%)  route 2.490ns (53.370%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.514    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.753 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.753    CLK/count20_carry__5_n_5
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 2.160ns (46.447%)  route 2.490ns (53.553%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.514    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.737 r  CLK/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.737    CLK/count20_carry__5_n_7
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    CLK/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 2.157ns (46.419%)  route 2.490ns (53.581%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.733 r  CLK/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.733    CLK/count20_carry__4_n_6
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    CLK/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 2.136ns (46.176%)  route 2.490ns (53.824%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.712 r  CLK/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.712    CLK/count20_carry__4_n_4
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    CLK/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 2.062ns (45.301%)  route 2.490ns (54.699%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.863     6.369    CLK/count2[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299     6.668 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.575     7.243    CLK/count20_carry_i_7_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.418    CLK/count20_carry_i_3_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.542    CLK/count2_0[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.943 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.943    CLK/count20_carry_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.057    CLK/count20_carry__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.171 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.171    CLK/count20_carry__1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.285 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.285    CLK/count20_carry__2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.399    CLK/count20_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.638 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.638    CLK/count20_carry__4_n_5
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.722    CLK/count2[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.882    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  CLK/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.936    CLK/count20_carry__5_n_7
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    CLK/CLK
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.722    CLK/count2[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.882    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.947    CLK/count20_carry__5_n_5
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    CLK/CLK
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.722    CLK/count2[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.882    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  CLK/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.972    CLK/count20_carry__5_n_6
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    CLK/CLK
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.722    CLK/count2[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.882    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.972    CLK/count20_carry__5_n_4
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    CLK/CLK
    SLICE_X36Y50         FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.722    CLK/count2[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.882    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.921    CLK/count20_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.975    CLK/count20_carry__6_n_7
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    CLK/CLK
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.722    CLK/count2[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.882    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.921    CLK/count20_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.986    CLK/count20_carry__6_n_5
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    CLK/CLK
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    CLK/CLK
    SLICE_X36Y49         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.722    CLK/count2[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.882    CLK/count20_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.921    CLK/count20_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  CLK/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.011    CLK/count20_carry__6_n_6
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    CLK/CLK
    SLICE_X36Y51         FDRE                                         r  CLK/count2_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    CLK/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLK/clk_5KHz_reg/Q
                         net (fo=2, routed)           0.168     1.755    CLK/clk
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  CLK/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.800    CLK/clk_5KHz_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  CLK/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    CLK/CLK
    SLICE_X37Y46         FDRE                                         r  CLK/clk_5KHz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    CLK/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    CLK/CLK
    SLICE_X36Y45         FDRE                                         r  CLK/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLK/count2_reg[7]/Q
                         net (fo=2, routed)           0.133     1.720    CLK/count2[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  CLK/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.831    CLK/count20_carry__0_n_5
    SLICE_X36Y45         FDRE                                         r  CLK/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    CLK/CLK
    SLICE_X36Y45         FDRE                                         r  CLK/count2_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    CLK/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    CLK/CLK
    SLICE_X36Y47         FDRE                                         r  CLK/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLK/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.721    CLK/count2[15]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  CLK/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.832    CLK/count20_carry__2_n_5
    SLICE_X36Y47         FDRE                                         r  CLK/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    CLK/CLK
    SLICE_X36Y47         FDRE                                         r  CLK/count2_reg[15]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    CLK/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   CLK/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   CLK/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   CLK/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   CLK/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   CLK/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   CLK/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   CLK/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   CLK/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   CLK/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   CLK/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   CLK/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   CLK/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   CLK/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   CLK/count2_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   CLK/count2_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   CLK/count2_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   CLK/count2_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   CLK/count2_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   CLK/count2_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   CLK/count2_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   CLK/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   CLK/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK/count2_reg[10]/C



