

================================================================
== Vitis HLS Report for 'lenet5'
================================================================
* Date:           Tue Jul  2 15:30:53 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.567 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   501432|   501432|  5.014 ms|  5.014 ms|  501433|  501433|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_Convolution2d_float_s_fu_132                             |Convolution2d_float_s                             |   123079|   123079|   1.231 ms|   1.231 ms|  123079|  123079|       no|
        |grp_Pooling2dMax_float_1_0_1036831949u_1_fu_146              |Pooling2dMax_float_1_0_1036831949u_1              |     1193|     1193|  11.930 us|  11.930 us|    1193|    1193|       no|
        |grp_Convolution2d_float_1_fu_152                             |Convolution2d_float_1                             |    23153|    23153|   0.232 ms|   0.232 ms|   23153|   23153|       no|
        |grp_Pooling2dMax_float_1_0_1036831949u_s_fu_162              |Pooling2dMax_float_1_0_1036831949u_s              |      417|      417|   4.170 us|   4.170 us|     417|     417|       no|
        |grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fu_168   |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2   |   288017|   288017|   2.880 ms|   2.880 ms|  288017|  288017|       no|
        |grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fu_178  |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26  |    60495|    60495|   0.605 ms|   0.605 ms|   60495|   60495|       no|
        |grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fu_188  |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27  |     5060|     5060|  50.600 us|  50.600 us|    5060|    5060|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      312|   71|   17768|  20343|    -|
|Memory           |      111|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1218|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      423|   71|   17856|  21561|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      151|   32|      16|     40|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+-------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+-------+-----+
    |grp_Convolution2d_float_1_fu_152                             |Convolution2d_float_1                             |       96|  60|  9393|  12328|    0|
    |grp_Convolution2d_float_s_fu_132                             |Convolution2d_float_s                             |       48|   0|  3642|   2436|    0|
    |grp_Pooling2dMax_float_1_0_1036831949u_1_fu_146              |Pooling2dMax_float_1_0_1036831949u_1              |        0|   1|  1097|   1234|    0|
    |grp_Pooling2dMax_float_1_0_1036831949u_s_fu_162              |Pooling2dMax_float_1_0_1036831949u_s              |        0|   1|   960|   1109|    0|
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|   119|    170|    0|
    |data_m_axi_U                                                 |data_m_axi                                        |        4|   0|   512|    580|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U133                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U134                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|    390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U136                             |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|      0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U137                             |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|      0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U138                             |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|      0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U139                             |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|      0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U140                             |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|      0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135                           |fmul_32ns_32ns_32_4_max_dsp_1                     |        0|   3|   143|    321|    0|
    |grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fu_168   |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2   |      129|   1|   502|    453|    0|
    |grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fu_178  |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26  |       33|   0|   552|    539|    0|
    |grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fu_188  |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27  |        2|   1|   438|    393|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                        |                                                  |      312|  71| 17768|  20343|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |c1_out_data_U  |c1_out_data_RAM_1WNR_AUTO_1R1W  |       48|  0|   0|    0|  4704|   32|     1|       150528|
    |c2_out_data_U  |c2_out_data_RAM_1WNR_AUTO_1R1W  |       12|  0|   0|    0|  1600|   32|     1|        51200|
    |f1_out_data_U  |f1_out_data_RAM_AUTO_1R1W       |        1|  0|   0|    0|   120|   32|     1|         3840|
    |f2_out_data_U  |f2_out_data_RAM_AUTO_1R1W       |        1|  0|   0|    0|    84|   32|     1|         2688|
    |p1_out_data_U  |p1_out_data_RAM_1WNR_AUTO_1R1W  |       48|  0|   0|    0|  1176|   32|     1|        37632|
    |p2_out_data_U  |p2_out_data_RAM_AUTO_1R1W       |        1|  0|   0|    0|   400|   32|     1|        12800|
    +---------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                |      111|  0|   0|    0|  8084|  192|     6|       258688|
    +---------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  100|         20|    1|         20|
    |c1_out_data_address0  |   14|          3|   13|         39|
    |c1_out_data_ce0       |   14|          3|    1|          3|
    |c1_out_data_ce1       |    9|          2|    1|          2|
    |c1_out_data_ce2       |    9|          2|    1|          2|
    |c1_out_data_ce3       |    9|          2|    1|          2|
    |c1_out_data_we0       |    9|          2|    1|          2|
    |c2_out_data_address0  |   14|          3|   11|         33|
    |c2_out_data_ce0       |   14|          3|    1|          3|
    |c2_out_data_ce1       |    9|          2|    1|          2|
    |c2_out_data_ce2       |    9|          2|    1|          2|
    |c2_out_data_ce3       |    9|          2|    1|          2|
    |c2_out_data_we0       |    9|          2|    1|          2|
    |data_ARVALID          |    9|          2|    1|          2|
    |data_AWADDR           |   14|          3|   32|         96|
    |data_AWBURST          |    9|          2|    2|          4|
    |data_AWCACHE          |    9|          2|    4|          8|
    |data_AWID             |    9|          2|    1|          2|
    |data_AWLEN            |   14|          3|   32|         96|
    |data_AWLOCK           |    9|          2|    2|          4|
    |data_AWPROT           |    9|          2|    3|          6|
    |data_AWQOS            |    9|          2|    4|          8|
    |data_AWREGION         |    9|          2|    4|          8|
    |data_AWSIZE           |    9|          2|    3|          6|
    |data_AWUSER           |    9|          2|    1|          2|
    |data_AWVALID          |   14|          3|    1|          3|
    |data_BREADY           |   14|          3|    1|          3|
    |data_RREADY           |    9|          2|    1|          2|
    |data_WVALID           |    9|          2|    1|          2|
    |data_blk_n_AW         |    9|          2|    1|          2|
    |data_blk_n_B          |    9|          2|    1|          2|
    |f1_out_data_address0  |   14|          3|    7|         21|
    |f1_out_data_ce0       |   14|          3|    1|          3|
    |f1_out_data_we0       |    9|          2|    1|          2|
    |f2_out_data_address0  |   14|          3|    7|         21|
    |f2_out_data_ce0       |   14|          3|    1|          3|
    |f2_out_data_we0       |    9|          2|    1|          2|
    |grp_fu_236_ce         |   31|          6|    1|          6|
    |grp_fu_236_p0         |   31|          6|   32|        192|
    |grp_fu_236_p1         |   31|          6|   32|        192|
    |grp_fu_240_ce         |   14|          3|    1|          3|
    |grp_fu_240_p0         |   14|          3|   32|         96|
    |grp_fu_240_p1         |   14|          3|   32|         96|
    |grp_fu_244_ce         |   31|          6|    1|          6|
    |grp_fu_244_p0         |   31|          6|   32|        192|
    |grp_fu_244_p1         |   31|          6|   32|        192|
    |grp_fu_248_ce         |   25|          5|    1|          5|
    |grp_fu_248_opcode     |   25|          5|    5|         25|
    |grp_fu_248_p0         |   25|          5|   32|        160|
    |grp_fu_248_p1         |   25|          5|   32|        160|
    |grp_fu_252_ce         |   14|          3|    1|          3|
    |grp_fu_252_opcode     |   14|          3|    5|         15|
    |grp_fu_252_p0         |   14|          3|   32|         96|
    |grp_fu_252_p1         |   14|          3|   32|         96|
    |grp_fu_256_ce         |   14|          3|    1|          3|
    |grp_fu_256_opcode     |   14|          3|    5|         15|
    |grp_fu_256_p0         |   14|          3|   32|         96|
    |grp_fu_256_p1         |   14|          3|   32|         96|
    |grp_fu_260_ce         |   14|          3|    1|          3|
    |grp_fu_260_opcode     |   14|          3|    5|         15|
    |grp_fu_260_p0         |   14|          3|   32|         96|
    |grp_fu_260_p1         |   14|          3|   32|         96|
    |grp_fu_264_ce         |   14|          3|    1|          3|
    |grp_fu_264_opcode     |   14|          3|    5|         15|
    |grp_fu_264_p0         |   14|          3|   32|         96|
    |grp_fu_264_p1         |   14|          3|   32|         96|
    |p1_out_data_address0  |   14|          3|   11|         33|
    |p1_out_data_ce0       |   14|          3|    1|          3|
    |p1_out_data_ce1       |    9|          2|    1|          2|
    |p1_out_data_ce10      |    9|          2|    1|          2|
    |p1_out_data_ce11      |    9|          2|    1|          2|
    |p1_out_data_ce12      |    9|          2|    1|          2|
    |p1_out_data_ce2       |    9|          2|    1|          2|
    |p1_out_data_ce3       |    9|          2|    1|          2|
    |p1_out_data_ce4       |    9|          2|    1|          2|
    |p1_out_data_ce5       |    9|          2|    1|          2|
    |p1_out_data_ce6       |    9|          2|    1|          2|
    |p1_out_data_ce7       |    9|          2|    1|          2|
    |p1_out_data_ce8       |    9|          2|    1|          2|
    |p1_out_data_ce9       |    9|          2|    1|          2|
    |p1_out_data_we0       |    9|          2|    1|          2|
    |p2_out_data_address0  |   14|          3|    9|         27|
    |p2_out_data_ce0       |   14|          3|    1|          3|
    |p2_out_data_we0       |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 1218|        257|  729|       2681|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  19|   0|   19|          0|
    |grp_Convolution2d_float_1_fu_152_ap_start_reg                             |   1|   0|    1|          0|
    |grp_Convolution2d_float_s_fu_132_ap_start_reg                             |   1|   0|    1|          0|
    |grp_Pooling2dMax_float_1_0_1036831949u_1_fu_146_ap_start_reg              |   1|   0|    1|          0|
    |grp_Pooling2dMax_float_1_0_1036831949u_s_fu_162_ap_start_reg              |   1|   0|    1|          0|
    |grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fu_178_ap_start_reg  |   1|   0|    1|          0|
    |grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fu_188_ap_start_reg  |   1|   0|    1|          0|
    |grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fu_168_ap_start_reg   |   1|   0|    1|          0|
    |image_r_read_reg_220                                                      |  32|   0|   32|          0|
    |trunc_ln1_reg_225                                                         |  30|   0|   30|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |  88|   0|   88|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|        lenet5|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        lenet5|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        lenet5|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        lenet5|  return value|
|m_axi_data_AWVALID     |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_AWREADY     |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_AWADDR      |  out|   32|       m_axi|          data|       pointer|
|m_axi_data_AWID        |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_AWLEN       |  out|    8|       m_axi|          data|       pointer|
|m_axi_data_AWSIZE      |  out|    3|       m_axi|          data|       pointer|
|m_axi_data_AWBURST     |  out|    2|       m_axi|          data|       pointer|
|m_axi_data_AWLOCK      |  out|    2|       m_axi|          data|       pointer|
|m_axi_data_AWCACHE     |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_AWPROT      |  out|    3|       m_axi|          data|       pointer|
|m_axi_data_AWQOS       |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_AWREGION    |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_AWUSER      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_WVALID      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_WREADY      |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_WDATA       |  out|   32|       m_axi|          data|       pointer|
|m_axi_data_WSTRB       |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_WLAST       |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_WID         |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_WUSER       |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_ARVALID     |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_ARREADY     |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_ARADDR      |  out|   32|       m_axi|          data|       pointer|
|m_axi_data_ARID        |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_ARLEN       |  out|    8|       m_axi|          data|       pointer|
|m_axi_data_ARSIZE      |  out|    3|       m_axi|          data|       pointer|
|m_axi_data_ARBURST     |  out|    2|       m_axi|          data|       pointer|
|m_axi_data_ARLOCK      |  out|    2|       m_axi|          data|       pointer|
|m_axi_data_ARCACHE     |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_ARPROT      |  out|    3|       m_axi|          data|       pointer|
|m_axi_data_ARQOS       |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_ARREGION    |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_ARUSER      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_RVALID      |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_RREADY      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_RDATA       |   in|   32|       m_axi|          data|       pointer|
|m_axi_data_RLAST       |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_RID         |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_RUSER       |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_RRESP       |   in|    2|       m_axi|          data|       pointer|
|m_axi_data_BVALID      |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_BREADY      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_BRESP       |   in|    2|       m_axi|          data|       pointer|
|m_axi_data_BID         |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_BUSER       |   in|    1|       m_axi|          data|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

