

================================================================
== Vivado HLS Report for 'WriteC126'
================================================================
* Date:           Mon Feb 27 15:56:55 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.988|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  387|  1572867|  387|  1572867|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |      Trip     |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+
        |- Loop 1  |  385|  1572865|         3|          1|          1| 384 ~ 1572864 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_pipe_V_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str671, i32 0, i32 0, [1 x i8]* @p_str672, [1 x i8]* @p_str673, [1 x i8]* @p_str674, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str675, [1 x i8]* @p_str676)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str657, i32 0, i32 0, [1 x i8]* @p_str658, [1 x i8]* @p_str659, [1 x i8]* @p_str660, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str661, [1 x i8]* @p_str662)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str685, i32 0, i32 0, [1 x i8]* @p_str686, [1 x i8]* @p_str687, [1 x i8]* @p_str688, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str689, [1 x i8]* @p_str690)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str692, i32 0, i32 0, [1 x i8]* @p_str693, [1 x i8]* @p_str694, [1 x i8]* @p_str695, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str696, [1 x i8]* @p_str697)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str699, i32 0, i32 0, [1 x i8]* @p_str700, [1 x i8]* @p_str701, [1 x i8]* @p_str702, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str703, [1 x i8]* @p_str704)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str706, i32 0, i32 0, [1 x i8]* @p_str707, [1 x i8]* @p_str708, [1 x i8]* @p_str709, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str710, [1 x i8]* @p_str711)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str713, i32 0, i32 0, [1 x i8]* @p_str714, [1 x i8]* @p_str715, [1 x i8]* @p_str716, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str717, [1 x i8]* @p_str718)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %N_pipe_V_V1)" [src/modules.hpp:428]   --->   Operation 13 'read' 'tmp_V_2' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_data_data_V = zext i32 %tmp_V_2 to i512" [src/modules.hpp:430]   --->   Operation 14 'zext' 'out_data_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 1, i8 40, i16 49, i1 false)" [src/modules.hpp:435]   --->   Operation 15 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl = call i41 @_ssdm_op_BitConcatenate.i41.i32.i9(i32 %tmp_V_2, i9 0)" [src/modules.hpp:428]   --->   Operation 16 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %tmp_V_2, i7 0)" [src/modules.hpp:428]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl16 = zext i39 %tmp to i41" [src/modules.hpp:428]   --->   Operation 18 'zext' 'p_shl16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.04ns)   --->   "%bound4 = sub i41 %p_shl, %p_shl16" [src/modules.hpp:428]   --->   Operation 19 'sub' 'bound4' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "br label %.preheader" [src/modules.hpp:437]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i41 [ 0, %0 ], [ %add_ln437, %ifFalse ]" [src/modules.hpp:437]   --->   Operation 21 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %select_ln437, %ifFalse ]" [src/modules.hpp:437]   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln439_1, %ifFalse ]" [src/modules.hpp:439]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%n_0 = phi i6 [ 0, %0 ], [ %select_ln439, %ifFalse ]" [src/modules.hpp:439]   --->   Operation 24 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = phi i512 [ %out_data_data_V, %0 ], [ %tmp_data_V_2, %ifFalse ]"   --->   Operation 25 'phi' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %0 ], [ %j, %ifFalse ]"   --->   Operation 26 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%icmp_ln448 = icmp eq i32 %i_0, 0" [src/modules.hpp:448]   --->   Operation 27 'icmp' 'icmp_ln448' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.41ns)   --->   "%tmp_user_V = select i1 %icmp_ln448, i5 -15, i5 -16" [src/modules.hpp:448]   --->   Operation 28 'select' 'tmp_user_V' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.11ns)   --->   "%icmp_ln437 = icmp eq i41 %indvar_flatten13, %bound4" [src/modules.hpp:437]   --->   Operation 29 'icmp' 'icmp_ln437' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.04ns)   --->   "%add_ln437 = add i41 %indvar_flatten13, 1" [src/modules.hpp:437]   --->   Operation 30 'add' 'add_ln437' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln437, label %1, label %hls_label_19" [src/modules.hpp:437]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.91ns)   --->   "%icmp_ln439 = icmp eq i10 %indvar_flatten, 384" [src/modules.hpp:439]   --->   Operation 32 'icmp' 'icmp_ln439' <Predicate = (!icmp_ln437)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln448 = select i1 %icmp_ln439, i6 0, i6 %n_0" [src/modules.hpp:448]   --->   Operation 33 'select' 'select_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln437_1 = add nsw i32 1, %i_0" [src/modules.hpp:437]   --->   Operation 34 'add' 'add_ln437_1' <Predicate = (!icmp_ln437)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%icmp_ln448_1 = icmp eq i32 %add_ln437_1, 0" [src/modules.hpp:448]   --->   Operation 35 'icmp' 'icmp_ln448_1' <Predicate = (!icmp_ln437)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V_1)   --->   "%select_ln302_1 = select i1 %icmp_ln448_1, i5 -15, i5 -16" [src/modules.hpp:448]   --->   Operation 36 'select' 'select_ln302_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.41ns) (out node of the LUT)   --->   "%tmp_user_V_1 = select i1 %icmp_ln439, i5 %select_ln302_1, i5 %tmp_user_V" [src/modules.hpp:448]   --->   Operation 37 'select' 'tmp_user_V_1' <Predicate = (!icmp_ln437)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln448)   --->   "%xor_ln448 = xor i1 %icmp_ln439, true" [src/modules.hpp:448]   --->   Operation 38 'xor' 'xor_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.72ns)   --->   "%icmp_ln440 = icmp eq i4 %j_0, -8" [src/modules.hpp:440]   --->   Operation 39 'icmp' 'icmp_ln440' <Predicate = (!icmp_ln437)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln448 = and i1 %icmp_ln440, %xor_ln448" [src/modules.hpp:448]   --->   Operation 40 'and' 'and_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln437 = select i1 %icmp_ln439, i32 %add_ln437_1, i32 %i_0" [src/modules.hpp:437]   --->   Operation 41 'select' 'select_ln437' <Predicate = (!icmp_ln437)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%n = add i6 1, %select_ln448" [src/modules.hpp:439]   --->   Operation 42 'add' 'n' <Predicate = (!icmp_ln437)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln440)   --->   "%or_ln440 = or i1 %and_ln448, %icmp_ln439" [src/modules.hpp:440]   --->   Operation 43 'or' 'or_ln440' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln440 = select i1 %or_ln440, i4 0, i4 %j_0" [src/modules.hpp:440]   --->   Operation 44 'select' 'select_ln440' <Predicate = (!icmp_ln437)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%select_ln439 = select i1 %and_ln448, i6 %n, i6 %select_ln448" [src/modules.hpp:439]   --->   Operation 45 'select' 'select_ln439' <Predicate = (!icmp_ln437)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i4 %select_ln440 to i3" [src/modules.hpp:442]   --->   Operation 46 'trunc' 'trunc_ln442' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%j = add i4 1, %select_ln440" [src/modules.hpp:440]   --->   Operation 47 'add' 'j' <Predicate = (!icmp_ln437)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln439 = add i10 %indvar_flatten, 1" [src/modules.hpp:439]   --->   Operation 48 'add' 'add_ln439' <Predicate = (!icmp_ln437)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.40ns)   --->   "%select_ln439_1 = select i1 %icmp_ln439, i10 1, i10 %add_ln439" [src/modules.hpp:439]   --->   Operation 49 'select' 'select_ln439_1' <Predicate = (!icmp_ln437)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.98>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%Lo_assign = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %trunc_ln442, i6 0)" [src/modules.hpp:442]   --->   Operation 50 'bitconcatenate' 'Lo_assign' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln442 = or i9 %Lo_assign, 63" [src/modules.hpp:442]   --->   Operation 51 'or' 'or_ln442' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.83ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [src/modules.hpp:442]   --->   Operation 52 'read' 'tmp_V' <Predicate = (!icmp_ln437)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_V_3 = zext i64 %tmp_V to i512" [src/modules.hpp:442]   --->   Operation 53 'zext' 'tmp_V_3' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.88ns)   --->   "%icmp_ln414 = icmp ugt i9 %Lo_assign, %or_ln442" [src/modules.hpp:442]   --->   Operation 54 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i9 %Lo_assign to i10" [src/modules.hpp:442]   --->   Operation 55 'zext' 'zext_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i9 %or_ln442 to i10" [src/modules.hpp:442]   --->   Operation 56 'zext' 'zext_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%xor_ln414 = xor i10 %zext_ln414, 511" [src/modules.hpp:442]   --->   Operation 57 'xor' 'xor_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414 = select i1 %icmp_ln414, i10 %zext_ln414, i10 %zext_ln414_1" [src/modules.hpp:442]   --->   Operation 58 'select' 'select_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i10 %zext_ln414_1, i10 %zext_ln414" [src/modules.hpp:442]   --->   Operation 59 'select' 'select_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i10 %xor_ln414, i10 %zext_ln414" [src/modules.hpp:442]   --->   Operation 60 'select' 'select_ln414_2' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%xor_ln414_1 = xor i10 %select_ln414, 511" [src/modules.hpp:442]   --->   Operation 61 'xor' 'xor_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_2 = zext i10 %select_ln414_2 to i512" [src/modules.hpp:442]   --->   Operation 62 'zext' 'zext_ln414_2' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i10 %select_ln414_1 to i512" [src/modules.hpp:442]   --->   Operation 63 'zext' 'zext_ln414_3' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_4 = zext i10 %xor_ln414_1 to i512" [src/modules.hpp:442]   --->   Operation 64 'zext' 'zext_ln414_4' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln414 = shl i512 %tmp_V_3, %zext_ln414_2" [src/modules.hpp:442]   --->   Operation 65 'shl' 'shl_ln414' <Predicate = (!icmp_ln437)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%tmp_2 = call i512 @llvm.part.select.i512(i512 %shl_ln414, i32 511, i32 0)" [src/modules.hpp:442]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i512 %tmp_2, i512 %shl_ln414" [src/modules.hpp:442]   --->   Operation 67 'select' 'select_ln414_3' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i512 -1, %zext_ln414_3" [src/modules.hpp:442]   --->   Operation 68 'shl' 'shl_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i512 -1, %zext_ln414_4" [src/modules.hpp:442]   --->   Operation 69 'lshr' 'lshr_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.86ns) (out node of the LUT)   --->   "%and_ln414 = and i512 %shl_ln414_1, %lshr_ln414" [src/modules.hpp:442]   --->   Operation 70 'and' 'and_ln414' <Predicate = (!icmp_ln437)> <Delay = 0.86> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%xor_ln414_2 = xor i512 %and_ln414, -1" [src/modules.hpp:442]   --->   Operation 71 'xor' 'xor_ln414_2' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%and_ln414_1 = and i512 %tmp_data_V_1, %xor_ln414_2" [src/modules.hpp:442]   --->   Operation 72 'and' 'and_ln414_1' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%and_ln414_2 = and i512 %select_ln414_3, %and_ln414" [src/modules.hpp:442]   --->   Operation 73 'and' 'and_ln414_2' <Predicate = (!icmp_ln437)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.61ns) (out node of the LUT)   --->   "%tmp_data_V_2 = or i512 %and_ln414_1, %and_ln414_2" [src/modules.hpp:442]   --->   Operation 74 'or' 'tmp_data_V_2' <Predicate = (!icmp_ln437)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.72ns)   --->   "%icmp_ln440_1 = icmp eq i4 %j, -8" [src/modules.hpp:440]   --->   Operation 75 'icmp' 'icmp_ln440_1' <Predicate = (!icmp_ln437)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln440_1, label %ifTrue, label %ifFalse" [src/modules.hpp:440]   --->   Operation 76 'br' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.78ns)   --->   "%out_data_last_V = icmp eq i6 %select_ln439, -17" [src/modules.hpp:447]   --->   Operation 77 'icmp' 'out_data_last_V' <Predicate = (icmp_ln440_1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 1572864, i64 12288)"   --->   Operation 78 'speclooptripcount' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln448 = sext i5 %tmp_user_V_1 to i6" [src/modules.hpp:448]   --->   Operation 79 'sext' 'sext_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln448 = zext i6 %sext_ln448 to i16" [src/modules.hpp:448]   --->   Operation 80 'zext' 'zext_ln448' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [src/modules.hpp:440]   --->   Operation 81 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:441]   --->   Operation 82 'specpipeline' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_1)" [src/modules.hpp:443]   --->   Operation 83 'specregionend' 'empty' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_2, i8 1, i8 40, i16 %zext_ln448, i1 %out_data_last_V)" [src/modules.hpp:449]   --->   Operation 84 'write' <Predicate = (icmp_ln440_1)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 85 'br' <Predicate = (icmp_ln440_1)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 86 'br' <Predicate = (!icmp_ln437)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:452]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N_pipe_V_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
tmp_V_2               (read             ) [ 000000]
out_data_data_V       (zext             ) [ 011110]
write_ln435           (write            ) [ 000000]
p_shl                 (bitconcatenate   ) [ 000000]
tmp                   (bitconcatenate   ) [ 000000]
p_shl16               (zext             ) [ 000000]
bound4                (sub              ) [ 001110]
br_ln437              (br               ) [ 011110]
indvar_flatten13      (phi              ) [ 001000]
i_0                   (phi              ) [ 001000]
indvar_flatten        (phi              ) [ 001000]
n_0                   (phi              ) [ 001000]
tmp_data_V_1          (phi              ) [ 001100]
j_0                   (phi              ) [ 001000]
icmp_ln448            (icmp             ) [ 000000]
tmp_user_V            (select           ) [ 000000]
icmp_ln437            (icmp             ) [ 001110]
add_ln437             (add              ) [ 011110]
br_ln437              (br               ) [ 000000]
icmp_ln439            (icmp             ) [ 000000]
select_ln448          (select           ) [ 000000]
add_ln437_1           (add              ) [ 000000]
icmp_ln448_1          (icmp             ) [ 000000]
select_ln302_1        (select           ) [ 000000]
tmp_user_V_1          (select           ) [ 001110]
xor_ln448             (xor              ) [ 000000]
icmp_ln440            (icmp             ) [ 000000]
and_ln448             (and              ) [ 000000]
select_ln437          (select           ) [ 011110]
n                     (add              ) [ 000000]
or_ln440              (or               ) [ 000000]
select_ln440          (select           ) [ 000000]
select_ln439          (select           ) [ 011110]
trunc_ln442           (trunc            ) [ 001100]
j                     (add              ) [ 011110]
add_ln439             (add              ) [ 000000]
select_ln439_1        (select           ) [ 011110]
Lo_assign             (bitconcatenate   ) [ 000000]
or_ln442              (or               ) [ 000000]
tmp_V                 (read             ) [ 000000]
tmp_V_3               (zext             ) [ 000000]
icmp_ln414            (icmp             ) [ 000000]
zext_ln414            (zext             ) [ 000000]
zext_ln414_1          (zext             ) [ 000000]
xor_ln414             (xor              ) [ 000000]
select_ln414          (select           ) [ 000000]
select_ln414_1        (select           ) [ 000000]
select_ln414_2        (select           ) [ 000000]
xor_ln414_1           (xor              ) [ 000000]
zext_ln414_2          (zext             ) [ 000000]
zext_ln414_3          (zext             ) [ 000000]
zext_ln414_4          (zext             ) [ 000000]
shl_ln414             (shl              ) [ 000000]
tmp_2                 (partselect       ) [ 000000]
select_ln414_3        (select           ) [ 000000]
shl_ln414_1           (shl              ) [ 000000]
lshr_ln414            (lshr             ) [ 000000]
and_ln414             (and              ) [ 000000]
xor_ln414_2           (xor              ) [ 000000]
and_ln414_1           (and              ) [ 000000]
and_ln414_2           (and              ) [ 000000]
tmp_data_V_2          (or               ) [ 011010]
icmp_ln440_1          (icmp             ) [ 001110]
br_ln440              (br               ) [ 000000]
out_data_last_V       (icmp             ) [ 001010]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
sext_ln448            (sext             ) [ 000000]
zext_ln448            (zext             ) [ 000000]
tmp_1                 (specregionbegin  ) [ 000000]
specpipeline_ln441    (specpipeline     ) [ 000000]
empty                 (specregionend    ) [ 000000]
write_ln449           (write            ) [ 000000]
br_ln0                (br               ) [ 000000]
br_ln0                (br               ) [ 011110]
ret_ln452             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N_pipe_V_V1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_pipe_V_V1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str671"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str672"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str673"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str674"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str675"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str676"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str657"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str658"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str659"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str660"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str661"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str662"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str685"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str686"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str687"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str688"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str689"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str690"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str692"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str693"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str694"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str695"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str696"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str697"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str699"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str700"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str701"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str702"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str703"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str704"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str706"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str707"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str708"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str709"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str710"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str711"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str713"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str714"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str715"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str716"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str717"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str718"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i32.i9"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i512"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_V_2_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="512" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="0" index="3" bw="8" slack="0"/>
<pin id="201" dir="0" index="4" bw="16" slack="0"/>
<pin id="202" dir="0" index="5" bw="1" slack="0"/>
<pin id="203" dir="0" index="6" bw="512" slack="0"/>
<pin id="204" dir="0" index="7" bw="1" slack="0"/>
<pin id="205" dir="0" index="8" bw="7" slack="0"/>
<pin id="206" dir="0" index="9" bw="7" slack="0"/>
<pin id="207" dir="0" index="10" bw="1" slack="0"/>
<pin id="208" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln435/1 write_ln449/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_V_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="indvar_flatten13_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="41" slack="1"/>
<pin id="227" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvar_flatten13_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="41" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="indvar_flatten_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="1"/>
<pin id="249" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="indvar_flatten_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="10" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="n_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="1"/>
<pin id="260" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="n_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_data_V_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="512" slack="1"/>
<pin id="271" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_data_V_1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="512" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="j_0_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="j_0_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="out_data_data_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_data_data_V/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_shl_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="41" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="39" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_shl16_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="39" slack="0"/>
<pin id="313" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl16/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="bound4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="41" slack="0"/>
<pin id="317" dir="0" index="1" bw="39" slack="0"/>
<pin id="318" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bound4/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln448_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln448/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_user_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln437_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="41" slack="0"/>
<pin id="337" dir="0" index="1" bw="41" slack="1"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln437/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln437_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="41" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln437/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln439_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln439/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln448_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln448/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln437_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln437_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln448_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln448_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln302_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="0" index="2" bw="5" slack="0"/>
<pin id="376" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_1/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_user_V_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_user_V_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="xor_ln448_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln448/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln440_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln440/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="and_ln448_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln448/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln437_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln437/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="n_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln440_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln440/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln440_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln440/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln439_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="6" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln439/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln442_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln442/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="4" slack="0"/>
<pin id="449" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln439_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln439/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln439_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="10" slack="0"/>
<pin id="462" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln439_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="Lo_assign_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="3" slack="1"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln442_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="0" index="1" bw="7" slack="0"/>
<pin id="476" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln442/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_V_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln414_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln414_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln414_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="xor_ln414_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="0" index="1" bw="10" slack="0"/>
<pin id="500" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln414_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="9" slack="0"/>
<pin id="506" dir="0" index="2" bw="9" slack="0"/>
<pin id="507" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln414_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="9" slack="0"/>
<pin id="514" dir="0" index="2" bw="9" slack="0"/>
<pin id="515" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln414_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="10" slack="0"/>
<pin id="522" dir="0" index="2" bw="9" slack="0"/>
<pin id="523" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="xor_ln414_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="0"/>
<pin id="529" dir="0" index="1" bw="10" slack="0"/>
<pin id="530" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414_1/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln414_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln414_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln414_4_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="0"/>
<pin id="543" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_4/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="shl_ln414_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="10" slack="0"/>
<pin id="548" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="512" slack="0"/>
<pin id="553" dir="0" index="1" bw="512" slack="0"/>
<pin id="554" dir="0" index="2" bw="10" slack="0"/>
<pin id="555" dir="0" index="3" bw="1" slack="0"/>
<pin id="556" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln414_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="512" slack="0"/>
<pin id="564" dir="0" index="2" bw="512" slack="0"/>
<pin id="565" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="shl_ln414_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="9" slack="0"/>
<pin id="572" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="lshr_ln414_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="10" slack="0"/>
<pin id="578" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="and_ln414_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="512" slack="0"/>
<pin id="583" dir="0" index="1" bw="512" slack="0"/>
<pin id="584" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln414_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="512" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414_2/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="and_ln414_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="512" slack="1"/>
<pin id="595" dir="0" index="1" bw="512" slack="0"/>
<pin id="596" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln414_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="512" slack="0"/>
<pin id="601" dir="0" index="1" bw="512" slack="0"/>
<pin id="602" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_data_V_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="512" slack="0"/>
<pin id="607" dir="0" index="1" bw="512" slack="0"/>
<pin id="608" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_data_V_2/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln440_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="1"/>
<pin id="613" dir="0" index="1" bw="4" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln440_1/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="out_data_last_V_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="1"/>
<pin id="618" dir="0" index="1" bw="6" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="out_data_last_V/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln448_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="2"/>
<pin id="623" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln448/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln448_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln448/4 "/>
</bind>
</comp>

<comp id="629" class="1005" name="out_data_data_V_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="512" slack="1"/>
<pin id="631" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="out_data_data_V "/>
</bind>
</comp>

<comp id="634" class="1005" name="bound4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="41" slack="1"/>
<pin id="636" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="icmp_ln437_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln437 "/>
</bind>
</comp>

<comp id="643" class="1005" name="add_ln437_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="41" slack="0"/>
<pin id="645" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opset="add_ln437 "/>
</bind>
</comp>

<comp id="648" class="1005" name="tmp_user_V_1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="2"/>
<pin id="650" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="select_ln437_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln437 "/>
</bind>
</comp>

<comp id="658" class="1005" name="select_ln439_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="0"/>
<pin id="660" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln439 "/>
</bind>
</comp>

<comp id="664" class="1005" name="trunc_ln442_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="1"/>
<pin id="666" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln442 "/>
</bind>
</comp>

<comp id="669" class="1005" name="j_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="0"/>
<pin id="671" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="675" class="1005" name="select_ln439_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln439_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_data_V_2_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="512" slack="1"/>
<pin id="682" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="686" class="1005" name="icmp_ln440_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln440_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="out_data_last_V_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_data_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="194"><net_src comp="108" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="209"><net_src comp="110" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="215"><net_src comp="112" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="216"><net_src comp="114" pin="0"/><net_sink comp="196" pin=8"/></net>

<net id="217"><net_src comp="116" pin="0"/><net_sink comp="196" pin=9"/></net>

<net id="218"><net_src comp="118" pin="0"/><net_sink comp="196" pin=10"/></net>

<net id="223"><net_src comp="160" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="128" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="130" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="132" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="278"><net_src comp="272" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="282"><net_src comp="134" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="190" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="196" pin=6"/></net>

<net id="300"><net_src comp="120" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="190" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="122" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="124" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="190" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="126" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="295" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="240" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="136" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="138" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="229" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="229" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="140" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="251" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="142" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="132" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="262" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="144" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="240" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="136" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="138" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="385"><net_src comp="346" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="372" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="327" pin="3"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="346" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="146" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="283" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="148" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="388" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="346" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="360" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="240" pin="4"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="150" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="352" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="400" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="346" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="134" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="283" pin="4"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="400" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="414" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="352" pin="3"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="426" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="152" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="426" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="251" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="154" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="346" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="154" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="452" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="156" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="132" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="158" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="219" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="466" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="473" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="466" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="473" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="489" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="162" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="483" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="489" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="493" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="483" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="493" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="489" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="483" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="497" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="489" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="503" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="162" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="519" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="511" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="527" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="479" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="533" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="164" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="166" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="18" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="566"><net_src comp="483" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="551" pin="4"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="545" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="168" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="537" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="168" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="541" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="569" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="168" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="269" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="561" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="581" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="593" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="148" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="170" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="196" pin=9"/></net>

<net id="632"><net_src comp="290" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="637"><net_src comp="315" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="642"><net_src comp="335" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="340" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="651"><net_src comp="380" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="656"><net_src comp="406" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="661"><net_src comp="434" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="667"><net_src comp="442" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="672"><net_src comp="446" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="678"><net_src comp="458" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="683"><net_src comp="605" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="196" pin=6"/></net>

<net id="689"><net_src comp="611" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="616" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="196" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {1 4 }
	Port: out_V_id_V | {1 4 }
	Port: out_V_dest_V | {1 4 }
	Port: out_V_user_V | {1 4 }
	Port: out_V_last_V | {1 4 }
 - Input state : 
	Port: WriteC126 : N_pipe_V_V1 | {1 }
	Port: WriteC126 : in_V_V | {3 }
  - Chain level:
	State 1
		write_ln435 : 1
		p_shl16 : 1
		bound4 : 2
	State 2
		icmp_ln448 : 1
		tmp_user_V : 2
		icmp_ln437 : 1
		add_ln437 : 1
		br_ln437 : 2
		icmp_ln439 : 1
		select_ln448 : 2
		add_ln437_1 : 1
		icmp_ln448_1 : 2
		select_ln302_1 : 3
		tmp_user_V_1 : 4
		xor_ln448 : 2
		icmp_ln440 : 1
		and_ln448 : 2
		select_ln437 : 2
		n : 3
		or_ln440 : 2
		select_ln440 : 2
		select_ln439 : 2
		trunc_ln442 : 3
		j : 3
		add_ln439 : 1
		select_ln439_1 : 2
	State 3
		or_ln442 : 1
		icmp_ln414 : 1
		zext_ln414 : 1
		zext_ln414_1 : 1
		xor_ln414 : 2
		select_ln414 : 2
		select_ln414_1 : 2
		select_ln414_2 : 2
		xor_ln414_1 : 3
		zext_ln414_2 : 3
		zext_ln414_3 : 3
		zext_ln414_4 : 3
		shl_ln414 : 4
		tmp_2 : 5
		select_ln414_3 : 6
		shl_ln414_1 : 4
		lshr_ln414 : 4
		and_ln414 : 5
		xor_ln414_2 : 5
		and_ln414_1 : 5
		and_ln414_2 : 7
		tmp_data_V_2 : 5
		br_ln440 : 1
	State 4
		zext_ln448 : 1
		empty : 1
		write_ln449 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    and_ln448_fu_400    |    0    |    2    |
|    and   |    and_ln414_fu_581    |    0    |   512   |
|          |   and_ln414_1_fu_593   |    0    |   512   |
|          |   and_ln414_2_fu_599   |    0    |   512   |
|----------|------------------------|---------|---------|
|          |    tmp_user_V_fu_327   |    0    |    5    |
|          |   select_ln448_fu_352  |    0    |    6    |
|          |  select_ln302_1_fu_372 |    0    |    5    |
|          |   tmp_user_V_1_fu_380  |    0    |    5    |
|          |   select_ln437_fu_406  |    0    |    32   |
|  select  |   select_ln440_fu_426  |    0    |    4    |
|          |   select_ln439_fu_434  |    0    |    6    |
|          |  select_ln439_1_fu_458 |    0    |    10   |
|          |   select_ln414_fu_503  |    0    |    9    |
|          |  select_ln414_1_fu_511 |    0    |    9    |
|          |  select_ln414_2_fu_519 |    0    |    10   |
|          |  select_ln414_3_fu_561 |    0    |   505   |
|----------|------------------------|---------|---------|
|          |    xor_ln448_fu_388    |    0    |    2    |
|    xor   |    xor_ln414_fu_497    |    0    |    10   |
|          |   xor_ln414_1_fu_527   |    0    |    10   |
|          |   xor_ln414_2_fu_587   |    0    |   512   |
|----------|------------------------|---------|---------|
|          |     or_ln440_fu_420    |    0    |    2    |
|    or    |     or_ln442_fu_473    |    0    |    0    |
|          |   tmp_data_V_2_fu_605  |    0    |   512   |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln414_fu_545    |    0    |   179   |
|          |   shl_ln414_1_fu_569   |    0    |    20   |
|----------|------------------------|---------|---------|
|          |    add_ln437_fu_340    |    0    |    48   |
|          |   add_ln437_1_fu_360   |    0    |    39   |
|    add   |        n_fu_414        |    0    |    15   |
|          |        j_fu_446        |    0    |    12   |
|          |    add_ln439_fu_452    |    0    |    17   |
|----------|------------------------|---------|---------|
|          |    icmp_ln448_fu_321   |    0    |    20   |
|          |    icmp_ln437_fu_335   |    0    |    24   |
|          |    icmp_ln439_fu_346   |    0    |    13   |
|   icmp   |   icmp_ln448_1_fu_366  |    0    |    20   |
|          |    icmp_ln440_fu_394   |    0    |    9    |
|          |    icmp_ln414_fu_483   |    0    |    13   |
|          |   icmp_ln440_1_fu_611  |    0    |    9    |
|          | out_data_last_V_fu_616 |    0    |    11   |
|----------|------------------------|---------|---------|
|    sub   |      bound4_fu_315     |    0    |    48   |
|----------|------------------------|---------|---------|
|   lshr   |    lshr_ln414_fu_575   |    0    |    22   |
|----------|------------------------|---------|---------|
|   read   |   tmp_V_2_read_fu_190  |    0    |    0    |
|          |    tmp_V_read_fu_219   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_196    |    0    |    0    |
|----------|------------------------|---------|---------|
|          | out_data_data_V_fu_290 |    0    |    0    |
|          |     p_shl16_fu_311     |    0    |    0    |
|          |     tmp_V_3_fu_479     |    0    |    0    |
|          |    zext_ln414_fu_489   |    0    |    0    |
|   zext   |   zext_ln414_1_fu_493  |    0    |    0    |
|          |   zext_ln414_2_fu_533  |    0    |    0    |
|          |   zext_ln414_3_fu_537  |    0    |    0    |
|          |   zext_ln414_4_fu_541  |    0    |    0    |
|          |    zext_ln448_fu_624   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      p_shl_fu_295      |    0    |    0    |
|bitconcatenate|       tmp_fu_303       |    0    |    0    |
|          |    Lo_assign_fu_466    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln442_fu_442   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      tmp_2_fu_551      |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln448_fu_621   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   3711  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln437_reg_643   |   41   |
|     bound4_reg_634     |   41   |
|       i_0_reg_236      |   32   |
|   icmp_ln437_reg_639   |    1   |
|  icmp_ln440_1_reg_686  |    1   |
|indvar_flatten13_reg_225|   41   |
| indvar_flatten_reg_247 |   10   |
|       j_0_reg_279      |    4   |
|        j_reg_669       |    4   |
|       n_0_reg_258      |    6   |
| out_data_data_V_reg_629|   512  |
| out_data_last_V_reg_690|    1   |
|  select_ln437_reg_653  |   32   |
| select_ln439_1_reg_675 |   10   |
|  select_ln439_reg_658  |    6   |
|  tmp_data_V_1_reg_269  |   512  |
|  tmp_data_V_2_reg_680  |   512  |
|  tmp_user_V_1_reg_648  |    5   |
|   trunc_ln442_reg_664  |    3   |
+------------------------+--------+
|          Total         |  1774  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_196 |  p6  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_196 |  p9  |   2  |   7  |   14   ||    9    |
| grp_write_fu_196 |  p10 |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1040  ||  1.968  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3711  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |  1774  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1774  |  3738  |
+-----------+--------+--------+--------+
