# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ejercicio _5.6.6.srcs/sources_1/new/And4.vhd" \
"../../../../Ejercicio _5.6.6.srcs/sources_1/new/ArquitecturaPrincipal.vhd" \
"../../../../Ejercicio _5.6.6.srcs/sources_1/new/INV1.vhd" \
"../../../../Ejercicio _5.6.6.srcs/sources_1/new/OR4.vhd" \
"../../../../Ejercicio _5.6.6.srcs/sim_1/new/TB.vhd" \

# Do not sort compile order
nosort
