{"vcs1":{"timestamp_begin":1738061988.634061657, "rt":0.24, "ut":0.11, "st":0.08}}
{"vcselab":{"timestamp_begin":1738061988.949316132, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1738061989.249318592, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738061988.414974027}
{"VCS_COMP_START_TIME": 1738061988.414974027}
{"VCS_COMP_END_TIME": 1738061989.460935141}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150348}}
