//-------------------------------------------------
//  File created by: Tessent Shell
//          Version: 2022.4
//       Created on: Tue Oct 24 20:38:54 PDT 2023
//-------------------------------------------------


Module firebird7_in {
   // ICL module read from source on or near line 8 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   CaptureEnPort bisr_clk {
      Attribute function_modifier = "CaptureShiftClock";
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   DataInPort bisr_reset {
      DefaultLoadValue 1'b1;
      Attribute tessent_timing = "scan_reconfiguration";
      Attribute tessent_no_input_constraints = "on";
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_use_in_dft_specification = "false";
      Attribute associated_scan_interface = "bisr_chain";
      Attribute tessent_bisr_function = "Reset";
   }
   ShiftEnPort bisr_shift_en {
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   ScanInPort bisr_si {
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   ScanOutPort bisr_so {
      Source ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.SO;
      Attribute tessent_use_in_dft_specification = "false";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   ClockPort clk {
      Attribute tessent_clock_domain_labels = "clk_bbm clk";
      Attribute tessent_clock_periods = "all 783.00ns";
   }
   CaptureEnPort ijtag_ce;
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   ShiftEnPort ijtag_se;
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   ScanOutPort ijtag_so {
      Source firebird7_in_gate2_tessent_sib_sri_inst.ijtag_so;
   }
   TCKPort ijtag_tck;
   UpdateEnPort ijtag_ue;
   DataInPort secure_green {
      Attribute tessent_timing = "scan_reconfiguration";
      Attribute tessent_use_in_dft_specification = "false";
   }
   DataInPort secure_insysbist {
      Attribute tessent_timing = "scan_reconfiguration";
      Attribute tessent_use_in_dft_specification = "false";
   }
   DataInPort secure_orange {
      Attribute tessent_timing = "scan_reconfiguration";
      Attribute tessent_use_in_dft_specification = "false";
   }
   DataInPort secure_red {
      Attribute tessent_timing = "scan_reconfiguration";
      Attribute tessent_use_in_dft_specification = "false";
   }
   ClockPort ssn_bus_clock {
      Attribute function_modifier = "tessent_ssn_clock";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
   }
   DataInPort ssn_bus_in[19] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 19;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[18] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 18;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[17] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 17;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[16] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 16;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[15] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 15;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[14] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 14;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[13] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 13;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[12] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 12;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[11] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 11;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[10] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 10;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[9] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 9;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[8] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 8;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[7] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 7;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[6] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 6;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[5] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 5;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[4] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 4;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[3] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 3;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[2] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 2;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[1] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 1;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataInPort ssn_bus_in[0] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 0;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "0.5 1";
   }
   DataOutPort ssn_bus_out[19] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[19];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 19;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[18] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[18];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 18;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[17] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[17];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 17;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[16] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[16];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 16;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[15] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[15];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 15;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[14] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[14];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 14;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[13] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[13];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 13;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[12] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[12];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 12;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[11] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[11];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 11;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[10] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[10];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 10;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[9] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[9];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 9;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[8] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[8];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 8;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[7] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[7];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 7;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[6] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[6];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 6;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[5] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[5];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 5;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[4] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[4];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 4;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[3] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[3];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 3;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[2] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[2];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 2;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[1] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[1];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 1;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   DataOutPort ssn_bus_out[0] {
      Source 
          firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst.bus_data_out[0];

      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
      Attribute tessent_ssn_datapath_ids = "ssh";
      Attribute tessent_ssn_datapath_bus_index = 0;
      Attribute tessent_ssn_clocks = "ssn_bus_clock";
      Attribute tessent_ssn_data_phases = "1 1";
   }
   ScanInterface bisr_chain {
      Attribute tessent_chain_length = 896;
      Port bisr_clk;
      Port bisr_shift_en;
      Port bisr_si;
      Port bisr_so;
      Port ijtag_reset;
      Port ijtag_tck;
   }
   ScanInterface ijtag {
      Port ijtag_ce;
      Port ijtag_reset;
      Port ijtag_se;
      Port ijtag_sel;
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_tck;
      Port ijtag_ue;
   }
   Attribute tessent_design_format = "verilog_2001";
   Attribute test_setup_procfile = "";
   Attribute forced_low_internal_input_port_list = 
       "{firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst/scan_en}";
   Attribute icl_extraction_date = "Tue Oct 24 19:30:08 PDT 2023";
   Attribute created_by_tessent_icl_extract = "true";
   Attribute tessent_design_id = "gate3";
   Attribute tessent_design_level = "physical_block";
   Attribute tessent_is_physical_module = "true";
   Instance firebird7_in_gate1_tessent_scanmux_green_sec_mux_inst Of 
       firebird7_in_gate1_tessent_scanmux_green_sec_mux {
      InputPort mux_in0 = 
          firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.ijtag_so;
      InputPort mux_in1 = 
          firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.ijtag_so;
      InputPort mux_select = secure_green;
      InputPort enable_in = 
          firebird7_in_gate1_tessent_sib_spare_green_inst.ijtag_to_sel;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_scanmux_green_sec_mux_inst";
   }
   Instance firebird7_in_gate1_tessent_scanmux_insysbist_sec_mux_inst Of 
       firebird7_in_gate1_tessent_scanmux_insysbist_sec_mux {
      InputPort mux_in0 = 
          firebird7_in_gate1_tessent_sib_spare_green_inst.ijtag_so;
      InputPort mux_in1 = 
          firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.ijtag_so;
      InputPort mux_select = secure_insysbist;
      InputPort enable_in = 
          firebird7_in_gate1_tessent_sib_spare_insysbist_inst.ijtag_to_sel;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_scanmux_insysbist_sec_mux_inst";
   }
   Instance firebird7_in_gate1_tessent_scanmux_orange_sec_mux_inst Of 
       firebird7_in_gate1_tessent_scanmux_orange_sec_mux {
      InputPort mux_in0 = 
          firebird7_in_gate1_tessent_sib_spare_insysbist_inst.ijtag_so;
      InputPort mux_in1 = 
          firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.ijtag_so;
      InputPort mux_select = secure_orange;
      InputPort enable_in = 
          firebird7_in_gate1_tessent_sib_spare_orange_inst.ijtag_to_sel;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_scanmux_orange_sec_mux_inst";
   }
   Instance firebird7_in_gate1_tessent_scanmux_red_sec_mux_inst Of 
       firebird7_in_gate1_tessent_scanmux_red_sec_mux {
      InputPort mux_in0 = 
          firebird7_in_gate1_tessent_sib_spare_orange_inst.ijtag_so;
      InputPort mux_in1 = 
          firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.ijtag_so;
      InputPort mux_select = secure_red;
      InputPort enable_in = 
          firebird7_in_gate1_tessent_sib_spare_red_inst.ijtag_to_sel;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_scanmux_red_sec_mux_inst";
   }
   Instance firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst Of 
       firebird7_in_gate1_tessent_sib_array_pwrmgmt {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = ijtag_sel;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.ijtag_so;

      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst";
   }
   Instance firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst Of 
       firebird7_in_gate1_tessent_sib_array_trim_fuse_override {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = ijtag_sel;
      InputPort ijtag_si = ijtag_si;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.ijtag_so;

      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst";
   }
   Instance firebird7_in_gate1_tessent_sib_mbist_inst Of 
       firebird7_in_gate1_tessent_sib_mbist {
      InputPort ijtag_reset = 
          firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_reset;
      InputPort ijtag_sel = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_sel;

      InputPort ijtag_si = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_si;
      InputPort ijtag_ce = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_ce;
      InputPort ijtag_se = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_se;
      InputPort ijtag_ue = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_ue;
      InputPort ijtag_tck = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_tck;

      InputPort ijtag_from_so = ph0_firebird7_in_gate1_tessent_mbist_bap_inst.so;

      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_sib_mbist_inst";
   }
   Instance firebird7_in_gate1_tessent_sib_spare_green_inst Of 
       firebird7_in_gate1_tessent_sib_spare_green {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_sib_spare_inst.ijtag_to_sel;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate1_tessent_scanmux_green_sec_mux_inst.mux_out;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_sib_spare_green_inst";
   }
   Instance firebird7_in_gate1_tessent_sib_spare_inst Of 
       firebird7_in_gate1_tessent_sib_spare {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = ijtag_sel;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate1_tessent_sib_spare_red_inst.ijtag_so;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_sib_spare_inst";
   }
   Instance firebird7_in_gate1_tessent_sib_spare_insysbist_inst Of 
       firebird7_in_gate1_tessent_sib_spare_insysbist {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_sib_spare_inst.ijtag_to_sel;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_spare_green_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate1_tessent_scanmux_insysbist_sec_mux_inst.mux_out;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_sib_spare_insysbist_inst";
   }
   Instance firebird7_in_gate1_tessent_sib_spare_orange_inst Of 
       firebird7_in_gate1_tessent_sib_spare_orange {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_sib_spare_inst.ijtag_to_sel;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_spare_insysbist_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate1_tessent_scanmux_orange_sec_mux_inst.mux_out;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_sib_spare_orange_inst";
   }
   Instance firebird7_in_gate1_tessent_sib_spare_red_inst Of 
       firebird7_in_gate1_tessent_sib_spare_red {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_sib_spare_inst.ijtag_to_sel;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_spare_orange_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate1_tessent_scanmux_red_sec_mux_inst.mux_out;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_sib_spare_red_inst";
   }
   Instance firebird7_in_gate1_tessent_sib_sti_inst Of 
       firebird7_in_gate1_tessent_sib_sti {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = ijtag_sel;
      InputPort ijtag_si = firebird7_in_gate1_tessent_sib_spare_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.ijtag_so;
      InputPort ltest_en = firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.ltest_en;

      InputPort ltest_occ_en = 
          firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tck_occ_en;
      InputPort ltest_static_clock_control_mode = 'b0;
      InputPort ltest_clock_sequence[1] = 'b0;
      InputPort ltest_clock_sequence[0] = 'b0;
      InputPort ltest_mem_bypass_en = 
          firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.memory_bypass_en;
      InputPort ltest_mcp_bounding_en = 'b0;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_sib_sti_inst";
   }
   Instance firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst Of 
       firebird7_in_gate1_tessent_tdr_spare_green_tdr {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_scanmux_green_sec_mux_inst.enable_out1;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst";
   }
   Instance firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst Of 
       firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_scanmux_insysbist_sec_mux_inst.enable_out1;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_spare_green_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst";
   }
   Instance firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst Of 
       firebird7_in_gate1_tessent_tdr_spare_orange_tdr {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_scanmux_orange_sec_mux_inst.enable_out1;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_spare_insysbist_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst";
   }
   Instance firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst Of 
       firebird7_in_gate1_tessent_tdr_spare_red_tdr {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_scanmux_red_sec_mux_inst.enable_out1;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_spare_orange_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst";
   }
   Instance firebird7_in_gate1_tessent_tdr_sti_ctrl_inst Of 
       firebird7_in_gate1_tessent_tdr_sti_ctrl {
      InputPort ijtag_reset = 
          firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_reset;
      InputPort ijtag_sel = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_sel;

      InputPort ijtag_si = firebird7_in_gate1_tessent_sib_mbist_inst.ijtag_so;
      InputPort ijtag_ce = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_ce;
      InputPort ijtag_se = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_se;
      InputPort ijtag_ue = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_ue;
      InputPort ijtag_tck = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_tck;

      Attribute tessent_design_instance = 
          "firebird7_in_gate1_tessent_tdr_sti_ctrl_inst";
   }
   Instance firebird7_in_gate2_tessent_edt_extest_edt_inst Of 
       firebird7_in_gate2_tessent_edt_extest_edt {
      InputPort edt_low_power_shift_en = 
          firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.edt_low_power_shift_en;

      InputPort edt_bypass = 
          firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.edt_bypass;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_edt_extest_edt_inst";
   }
   Instance firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst Of 
       firebird7_in_gate2_tessent_edt_extest_edt_tdr {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = firebird7_in_gate2_tessent_sib_edt_inst.ijtag_to_sel;

      InputPort ijtag_si = 
          firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst";
   }
   Instance firebird7_in_gate2_tessent_edt_intest_edt_inst Of 
       firebird7_in_gate2_tessent_edt_intest_edt {
      InputPort edt_low_power_shift_en = 
          firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.edt_low_power_shift_en;

      InputPort edt_bypass = 
          firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.edt_bypass;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_edt_intest_edt_inst";
   }
   Instance firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst Of 
       firebird7_in_gate2_tessent_edt_intest_edt_tdr {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = firebird7_in_gate2_tessent_sib_edt_inst.ijtag_to_sel;

      InputPort ijtag_si = firebird7_in_gate2_tessent_sib_occ_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst";
   }
   Instance firebird7_in_gate2_tessent_occ_clk_inst Of 
       firebird7_in_gate2_tessent_occ_clk {
      InputPort fast_clock = clk;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_si = firebird7_in_gate2_tessent_sib_ssn_inst.ijtag_so;
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_sel = firebird7_in_gate2_tessent_sib_occ_inst.ijtag_to_sel;

      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_occ_clk_inst";
   }
   Instance firebird7_in_gate2_tessent_sib_edt_inst Of 
       firebird7_in_gate2_tessent_sib_edt {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = firebird7_in_gate2_tessent_sib_sri_inst.ijtag_to_sel;

      InputPort ijtag_si = firebird7_in_gate2_tessent_sib_occ_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.ijtag_so;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_sib_edt_inst";
   }
   Instance firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst Of 
       firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = ijtag_sel;
      InputPort ijtag_si = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.ijtag_so;

      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst";
   }
   Instance firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst Of 
       firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = ijtag_sel;
      InputPort ijtag_si = 
          firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.ijtag_so;

      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst";
   }
   Instance firebird7_in_gate2_tessent_sib_occ_inst Of 
       firebird7_in_gate2_tessent_sib_occ {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = firebird7_in_gate2_tessent_sib_sri_inst.ijtag_to_sel;

      InputPort ijtag_si = firebird7_in_gate2_tessent_sib_ssn_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = firebird7_in_gate2_tessent_occ_clk_inst.ijtag_so;

      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_sib_occ_inst";
   }
   Instance firebird7_in_gate2_tessent_sib_sri_ctrl_inst Of 
       firebird7_in_gate2_tessent_sib_sri_ctrl {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = firebird7_in_gate2_tessent_sib_sri_inst.ijtag_to_sel;

      InputPort ijtag_si = firebird7_in_gate2_tessent_sib_edt_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.ijtag_so;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_sib_sri_ctrl_inst";
   }
   Instance firebird7_in_gate2_tessent_sib_sri_inst Of 
       firebird7_in_gate2_tessent_sib_sri {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = ijtag_sel;
      InputPort ijtag_si = 
          firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate2_tessent_sib_sri_ctrl_inst.ijtag_so;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_sib_sri_inst";
   }
   Instance firebird7_in_gate2_tessent_sib_ssn_inst Of 
       firebird7_in_gate2_tessent_sib_ssn {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = firebird7_in_gate2_tessent_sib_sri_inst.ijtag_to_sel;

      InputPort ijtag_si = 
          firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_from_so = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.ijtag_so;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_sib_ssn_inst";
   }
   Instance firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst Of 
       firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe {
      InputPort ijtag_reset = ijtag_reset;
      InputPort bus_clock = ssn_bus_clock;
      InputPort bus_data_in[19] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[19];
      InputPort bus_data_in[18] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[18];
      InputPort bus_data_in[17] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[17];
      InputPort bus_data_in[16] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[16];
      InputPort bus_data_in[15] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[15];
      InputPort bus_data_in[14] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[14];
      InputPort bus_data_in[13] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[13];
      InputPort bus_data_in[12] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[12];
      InputPort bus_data_in[11] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[11];
      InputPort bus_data_in[10] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[10];
      InputPort bus_data_in[9] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[9];
      InputPort bus_data_in[8] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[8];
      InputPort bus_data_in[7] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[7];
      InputPort bus_data_in[6] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[6];
      InputPort bus_data_in[5] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[5];
      InputPort bus_data_in[4] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[4];
      InputPort bus_data_in[3] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[3];
      InputPort bus_data_in[2] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[2];
      InputPort bus_data_in[1] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[1];
      InputPort bus_data_in[0] = 
          firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.bus_data_out[0];
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst";
   }
   Instance firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst 
       Of firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe {
      InputPort ijtag_reset = ijtag_reset;
      InputPort bus_clock = ssn_bus_clock;
      InputPort bus_data_in[19] = ssn_bus_in[19];
      InputPort bus_data_in[18] = ssn_bus_in[18];
      InputPort bus_data_in[17] = ssn_bus_in[17];
      InputPort bus_data_in[16] = ssn_bus_in[16];
      InputPort bus_data_in[15] = ssn_bus_in[15];
      InputPort bus_data_in[14] = ssn_bus_in[14];
      InputPort bus_data_in[13] = ssn_bus_in[13];
      InputPort bus_data_in[12] = ssn_bus_in[12];
      InputPort bus_data_in[11] = ssn_bus_in[11];
      InputPort bus_data_in[10] = ssn_bus_in[10];
      InputPort bus_data_in[9] = ssn_bus_in[9];
      InputPort bus_data_in[8] = ssn_bus_in[8];
      InputPort bus_data_in[7] = ssn_bus_in[7];
      InputPort bus_data_in[6] = ssn_bus_in[6];
      InputPort bus_data_in[5] = ssn_bus_in[5];
      InputPort bus_data_in[4] = ssn_bus_in[4];
      InputPort bus_data_in[3] = ssn_bus_in[3];
      InputPort bus_data_in[2] = ssn_bus_in[2];
      InputPort bus_data_in[1] = ssn_bus_in[1];
      InputPort bus_data_in[0] = ssn_bus_in[0];
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst";
   }
   Instance firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst Of 
       firebird7_in_gate2_tessent_ssn_scan_host_ssh {
      InputPort bus_clock = ssn_bus_clock;
      InputPort bus_data_in[19] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[19];

      InputPort bus_data_in[18] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[18];

      InputPort bus_data_in[17] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[17];

      InputPort bus_data_in[16] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[16];

      InputPort bus_data_in[15] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[15];

      InputPort bus_data_in[14] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[14];

      InputPort bus_data_in[13] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[13];

      InputPort bus_data_in[12] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[12];

      InputPort bus_data_in[11] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[11];

      InputPort bus_data_in[10] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[10];

      InputPort bus_data_in[9] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[9];

      InputPort bus_data_in[8] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[8];

      InputPort bus_data_in[7] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[7];

      InputPort bus_data_in[6] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[6];

      InputPort bus_data_in[5] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[5];

      InputPort bus_data_in[4] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[4];

      InputPort bus_data_in[3] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[3];

      InputPort bus_data_in[2] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[2];

      InputPort bus_data_in[1] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[1];

      InputPort bus_data_in[0] = 
          firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst.bus_data_out[0];

      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_tck = ijtag_tck;
      InputPort ijtag_sel = firebird7_in_gate2_tessent_sib_ssn_inst.ijtag_to_sel;

      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_si = 
          firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.ijtag_so;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst";
   }
   Instance firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst 
       Of firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.ijtag_to_sel;

      InputPort ijtag_si = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst";
   }
   Instance firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst Of 
   firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.ijtag_to_sel;

      InputPort ijtag_si = 
          firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.ijtag_so;

      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort sol_out = 'bx;
      InputPort sol_tog_status[0] = 'bx;
      InputPort sol_cnt_status[14] = 'bx;
      InputPort sol_cnt_status[13] = 'bx;
      InputPort sol_cnt_status[12] = 'bx;
      InputPort sol_cnt_status[11] = 'bx;
      InputPort sol_cnt_status[10] = 'bx;
      InputPort sol_cnt_status[9] = 'bx;
      InputPort sol_cnt_status[8] = 'bx;
      InputPort sol_cnt_status[7] = 'bx;
      InputPort sol_cnt_status[6] = 'bx;
      InputPort sol_cnt_status[5] = 'bx;
      InputPort sol_cnt_status[4] = 'bx;
      InputPort sol_cnt_status[3] = 'bx;
      InputPort sol_cnt_status[2] = 'bx;
      InputPort sol_cnt_status[1] = 'bx;
      InputPort sol_cnt_status[0] = 'bx;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst";
   }
   Instance firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst 
       Of firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.ijtag_to_sel;

      InputPort ijtag_si = 
          firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst";
   }
   Instance firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst Of 
   firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.ijtag_to_sel;

      InputPort ijtag_si = 
          firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.ijtag_so;

      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      InputPort sol_out = 'bx;
      InputPort sol_tog_status[1] = 'bx;
      InputPort sol_tog_status[0] = 'bx;
      InputPort sol_cnt_status[14] = 'bx;
      InputPort sol_cnt_status[13] = 'bx;
      InputPort sol_cnt_status[12] = 'bx;
      InputPort sol_cnt_status[11] = 'bx;
      InputPort sol_cnt_status[10] = 'bx;
      InputPort sol_cnt_status[9] = 'bx;
      InputPort sol_cnt_status[8] = 'bx;
      InputPort sol_cnt_status[7] = 'bx;
      InputPort sol_cnt_status[6] = 'bx;
      InputPort sol_cnt_status[5] = 'bx;
      InputPort sol_cnt_status[4] = 'bx;
      InputPort sol_cnt_status[3] = 'bx;
      InputPort sol_cnt_status[2] = 'bx;
      InputPort sol_cnt_status[1] = 'bx;
      InputPort sol_cnt_status[0] = 'bx;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst";
   }
   Instance firebird7_in_gate2_tessent_tdr_sri_ctrl_inst Of 
       firebird7_in_gate2_tessent_tdr_sri_ctrl {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate2_tessent_sib_sri_ctrl_inst.ijtag_to_sel;
      InputPort ijtag_si = firebird7_in_gate2_tessent_sib_edt_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "firebird7_in_gate2_tessent_tdr_sri_ctrl_inst";
   }
   Instance ph0_firebird7_in_gate1_tessent_mbist_bap_inst Of 
       firebird7_in_gate1_tessent_mbist_bap {
      InputPort reset = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_reset;
      InputPort ijtag_select = 
          firebird7_in_gate1_tessent_sib_mbist_inst.ijtag_to_sel;
      InputPort si = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_si;
      InputPort capture_en = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_ce;

      InputPort shift_en = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_se;
      InputPort update_en = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_ue;
      InputPort tck = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_tck;
      InputPort memory_bypass_en = 
          firebird7_in_gate1_tessent_sib_sti_inst.ltest_to_mem_bypass_en;
      InputPort mcp_bounding_en = 
          firebird7_in_gate1_tessent_sib_sti_inst.ltest_to_mcp_bounding_en;
      InputPort ltest_en = firebird7_in_gate1_tessent_sib_sti_inst.ltest_to_en;
      InputPort fromBist[0] = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MBISTPG_SO;
      InputPort MBISTPG_GO[0] = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MBISTPG_GO;
      InputPort MBISTPG_DONE[0] = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MBISTPG_DONE;

      Attribute tessent_design_instance = 
          "ph0/firebird7_in_gate1_tessent_mbist_bap_inst";
   }
   Instance 
       ph0_i_d_m_g0_b0_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_25_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_26 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g0_b0/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_25_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g0_b0_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_65_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_26 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g0_b0/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_65_inst"
          ;
   }
   Instance ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g0_b0/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = bisr_si;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g0_b0/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m1 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN0;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM0_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g0_b0/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g10_b10_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_14_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_15 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g10_b10/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_14_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g10_b10_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_54_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_15 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g10_b10/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_54_inst"
          ;
   }
   Instance ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g10_b10/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g10_b10/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m2 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN1;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM1_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g10_b10/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g11_b11_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_13_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_14 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g11_b11/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_13_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g11_b11_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_53_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_14 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g11_b11/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_53_inst"
          ;
   }
   Instance ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g11_b11/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g11_b11/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m3 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN2;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM2_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g11_b11/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g12_b12_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_11_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_12 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g12_b12/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_11_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g12_b12_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_51_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_12 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g12_b12/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_51_inst"
          ;
   }
   Instance ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g12_b12/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g12_b12/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m4 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN3;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM3_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g12_b12/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g13_b13_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_10_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_11 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g13_b13/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_10_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g13_b13_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_50_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_11 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g13_b13/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_50_inst"
          ;
   }
   Instance ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g13_b13/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g13_b13/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m5 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN4;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM4_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g13_b13/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g14_b14_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_49_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_10 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g14_b14/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_49_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g14_b14_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_9_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_10 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g14_b14/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_9_inst"
          ;
   }
   Instance ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g14_b14/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g14_b14/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m6 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN5;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM5_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g14_b14/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g15_b15_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_48_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_9 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g15_b15/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_48_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g15_b15_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_8_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_9 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g15_b15/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_8_inst"
          ;
   }
   Instance ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g15_b15/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g15_b15/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m7 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN6;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM6_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g15_b15/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g16_b16_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_47_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_8 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g16_b16/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_47_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g16_b16_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_7_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_8 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g16_b16/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_7_inst"
          ;
   }
   Instance ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g16_b16/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g16_b16/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m8 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN7;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM7_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g16_b16/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g17_b17_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_46_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_7 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g17_b17/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_46_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g17_b17_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_6_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_7 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g17_b17/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_6_inst"
          ;
   }
   Instance ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g17_b17/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g17_b17/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m9 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN8;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM8_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g17_b17/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g18_b18_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_45_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_6 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g18_b18/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_45_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g18_b18_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_5_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_6 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g18_b18/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_5_inst"
          ;
   }
   Instance ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g18_b18/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g18_b18/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m10 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN9;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM9_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g18_b18/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g19_b19_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_44_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_5 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g19_b19/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_44_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g19_b19_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_4_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_5 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g19_b19/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_4_inst"
          ;
   }
   Instance ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g19_b19/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g19_b19/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m11 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN10;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM10_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g19_b19/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g1_b1_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_24_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_25 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g1_b1/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_24_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g1_b1_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_64_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_25 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g1_b1/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_64_inst"
          ;
   }
   Instance ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g1_b1/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g1_b1/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m12 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN11;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM11_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g1_b1/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g20_b20_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_3_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_4 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g20_b20/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_3_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g20_b20_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_43_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_4 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g20_b20/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_43_inst"
          ;
   }
   Instance ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g20_b20/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g20_b20/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m13 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN12;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM12_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g20_b20/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g21_b21_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_2_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_3 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g21_b21/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_2_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g21_b21_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_42_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_3 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g21_b21/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_42_inst"
          ;
   }
   Instance ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g21_b21/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g21_b21/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m14 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN13;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM13_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g21_b21/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g22_b22_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_31_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_32 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g22_b22/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_31_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g22_b22_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_71_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_32 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g22_b22/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_71_inst"
          ;
   }
   Instance ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g22_b22/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g22_b22/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m15 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN14;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM14_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g22_b22/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g23_b23_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_30_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_31 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g23_b23/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_30_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g23_b23_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_70_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_31 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g23_b23/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_70_inst"
          ;
   }
   Instance ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g23_b23/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g23_b23/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m16 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN15;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM15_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g23_b23/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g24_b24_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_29_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_30 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g24_b24/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_29_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g24_b24_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_69_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_30 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g24_b24/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_69_inst"
          ;
   }
   Instance ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g24_b24/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g24_b24/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m17 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN16;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM16_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g24_b24/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g25_b25_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_28_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_29 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g25_b25/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_28_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g25_b25_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_68_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_29 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g25_b25/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_68_inst"
          ;
   }
   Instance ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g25_b25/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g25_b25/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m18 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN17;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM17_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g25_b25/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g26_b26_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_27_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_28 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g26_b26/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_27_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g26_b26_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_67_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_28 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g26_b26/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_67_inst"
          ;
   }
   Instance ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g26_b26/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g26_b26/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m19 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN18;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM18_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g26_b26/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g27_b27_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_26_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_27 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g27_b27/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_26_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g27_b27_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_66_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_27 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g27_b27/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_66_inst"
          ;
   }
   Instance ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g27_b27/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g27_b27/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m20 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN19;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM19_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g27_b27/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g28_b28_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_23_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_24 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g28_b28/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_23_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g28_b28_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_63_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_24 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g28_b28/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_63_inst"
          ;
   }
   Instance ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g28_b28/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g28_b28/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m21 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN20;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM20_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g28_b28/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g29_b29_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_12_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_13 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g29_b29/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_12_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g29_b29_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_52_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_13 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g29_b29/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_52_inst"
          ;
   }
   Instance ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g29_b29/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g29_b29/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m22 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN21;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM21_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g29_b29/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g2_b2_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_22_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_23 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g2_b2/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_22_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g2_b2_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_62_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_23 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g2_b2/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_62_inst"
          ;
   }
   Instance ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g2_b2/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g2_b2/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m23 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN22;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM22_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g2_b2/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g30_b30_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_1_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_2 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g30_b30/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_1_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g30_b30_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_41_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_2 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g30_b30/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_41_inst"
          ;
   }
   Instance ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g30_b30/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g30_b30/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m24 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN23;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM23_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g30_b30/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g31_b31_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_0_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_1 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g31_b31/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_0_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g31_b31_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_40_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_1 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g31_b31/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_40_inst"
          ;
   }
   Instance ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g31_b31/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g31_b31/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m25 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN24;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM24_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g31_b31/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g3_b3_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_21_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_22 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g3_b3/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_21_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g3_b3_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_61_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_22 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g3_b3/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_61_inst"
          ;
   }
   Instance ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g3_b3/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g3_b3/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m26 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN25;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM25_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g3_b3/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g4_b4_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_20_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_21 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g4_b4/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_20_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g4_b4_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_60_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_21 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g4_b4/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_60_inst"
          ;
   }
   Instance ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g4_b4/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g4_b4/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m27 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN26;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM26_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g4_b4/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g5_b5_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_19_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_20 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g5_b5/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_19_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g5_b5_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_59_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_20 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g5_b5/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_59_inst"
          ;
   }
   Instance ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g5_b5/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g5_b5/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m28 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN27;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM27_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g5_b5/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g6_b6_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_18_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_19 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g6_b6/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_18_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g6_b6_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_58_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_19 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g6_b6/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_58_inst"
          ;
   }
   Instance ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g6_b6/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g6_b6/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m29 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN28;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM28_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g6_b6/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g7_b7_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_17_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_18 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g7_b7/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_17_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g7_b7_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_57_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_18 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g7_b7/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_57_inst"
          ;
   }
   Instance ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g7_b7/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g7_b7/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m30 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN29;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM29_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g7_b7/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g8_b8_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_16_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_17 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g8_b8/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_16_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g8_b8_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_56_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_17 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g8_b8/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_56_inst"
          ;
   }
   Instance ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g8_b8/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g8_b8/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m31 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN30;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM30_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g8_b8/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_d_m_g9_b9_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_15_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_16 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g9_b9/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_15_inst"
          ;
   }
   Instance 
       ph0_i_d_m_g9_b9_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_55_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_16 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g9_b9/db/gen_100_dRam/firebird7_in_gate1_tessent_data_mux_55_inst"
          ;
   }
   Instance ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i Of 
       ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g9_b9/db/gen_100_dRam/mem0_i";
   }
   Instance ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[20] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[19] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[18] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[17] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[16] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[15] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[14] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[13] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[12] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[11] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[10] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[9] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[8] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[7] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/d/m/g9_b9/db/gen_100_dRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m32 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN31;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM31_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/d/m/g9_b9/db/gen_100_dRam/mem0_i_interface_inst";
   }
   Instance ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_controller {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort MBISTPG_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.bistEn[0];
      InputPort LV_TM = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ltest_to_en;
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort MBIST_RA_PRSRV_FUSE_VAL = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER;
      InputPort MBISTPG_BIRA_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort MBISTPG_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort MBISTPG_DIAG_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN;
      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP[1] = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP[0] = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MBISTPG_REDUCED_ADDR_CNT_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT;
      InputPort MBISTPG_MEM_RST = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET;
      InputPort MBISTPG_TESTDATA_SELECT = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA;
      InputPort MBISTPG_MEM_ARRAY_DUMP_MODE = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE;
      InputPort FL_CNT_MODE[1] = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1;
      InputPort FL_CNT_MODE[0] = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0;
      InputPort MBISTPG_ALGO_MODE[1] = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1;
      InputPort MBISTPG_ALGO_MODE[0] = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0;
      InputPort TCK = firebird7_in_gate1_tessent_sib_sti_inst.ijtag_to_tck;
      InputPort BIST_SI = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.toBist[0];
      InputPort BIST_HOLD = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_HOLD;
      InputPort MEM0_BIST_COLLAR_SO = 
          ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM1_BIST_COLLAR_SO = 
          ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM2_BIST_COLLAR_SO = 
          ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM3_BIST_COLLAR_SO = 
          ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM4_BIST_COLLAR_SO = 
          ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM5_BIST_COLLAR_SO = 
          ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM6_BIST_COLLAR_SO = 
          ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM7_BIST_COLLAR_SO = 
          ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM8_BIST_COLLAR_SO = 
          ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM9_BIST_COLLAR_SO = 
          ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM10_BIST_COLLAR_SO = 
          ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM11_BIST_COLLAR_SO = 
          ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM12_BIST_COLLAR_SO = 
          ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM13_BIST_COLLAR_SO = 
          ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM14_BIST_COLLAR_SO = 
          ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM15_BIST_COLLAR_SO = 
          ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM16_BIST_COLLAR_SO = 
          ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM17_BIST_COLLAR_SO = 
          ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM18_BIST_COLLAR_SO = 
          ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM19_BIST_COLLAR_SO = 
          ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM20_BIST_COLLAR_SO = 
          ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM21_BIST_COLLAR_SO = 
          ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM22_BIST_COLLAR_SO = 
          ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM23_BIST_COLLAR_SO = 
          ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM24_BIST_COLLAR_SO = 
          ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM25_BIST_COLLAR_SO = 
          ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM26_BIST_COLLAR_SO = 
          ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM27_BIST_COLLAR_SO = 
          ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM28_BIST_COLLAR_SO = 
          ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM29_BIST_COLLAR_SO = 
          ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM30_BIST_COLLAR_SO = 
          ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM31_BIST_COLLAR_SO = 
          ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM32_BIST_COLLAR_SO = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM33_BIST_COLLAR_SO = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM34_BIST_COLLAR_SO = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM35_BIST_COLLAR_SO = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.BIST_SO;
      InputPort MEM36_BIST_COLLAR_SO = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.BIST_SO;
      InputPort MEM37_BIST_COLLAR_SO = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.BIST_SO;
      InputPort MEM38_BIST_COLLAR_SO = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.BIST_SO;
      InputPort MEM39_BIST_COLLAR_SO = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.BIST_SO;
      Attribute tessent_design_instance = 
          "ph0/i/firebird7_in_gate1_tessent_mbist_c1_controller_inst";
   }
   Instance ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst 
       Of firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.ijtag_to_sel;
      InputPort ijtag_si = 
          firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.ijtag_so;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "ph0/i/firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst";
   }
   Instance 
       ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst 
       Of firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_sel = 
          firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.ijtag_to_sel;

      InputPort ijtag_si = ijtag_si;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_tck = ijtag_tck;
      Attribute tessent_design_instance = 
          "ph0/i/firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst"
          ;
   }
   Instance 
       ph0_i_p_f_m_ram0_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_35_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_36 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram0/gen_100_pRam/firebird7_in_gate1_tessent_data_mux_35_inst"
          ;
   }
   Instance 
       ph0_i_p_f_m_ram0_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_75_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_36 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram0/gen_100_pRam/firebird7_in_gate1_tessent_data_mux_75_inst"
          ;
   }
   Instance ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i Of 
       ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[17];
      InputPort row_repair_in[20] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[16];
      InputPort row_repair_in[19] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[18] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[17] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[16] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[15] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[14] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[13] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[7] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[25];
      InputPort col_repair_in[6] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[24];
      InputPort col_repair_in[5] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[23];
      InputPort col_repair_in[4] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[22];
      InputPort col_repair_in[3] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[2] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[1] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[0] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[18];
      Attribute tessent_design_instance = "ph0/i/p/f/m/ram0/gen_100_pRam/mem0_i";

   }
   Instance ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[25] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[6];

      InputPort D[24] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[5];

      InputPort D[23] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[22] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[21] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[20] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[19] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[18] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[17] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[7];

      InputPort D[16] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[15] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[14] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[13] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[12] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[11] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[10] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[9] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[8] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[7];

      InputPort D[7] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram0/gen_100_pRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m33 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN32;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM32_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[7] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[7] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[16];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[6] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[25];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[5] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[24];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[23];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[22];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.Q[18];
      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram0/gen_100_pRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_p_f_m_ram1_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_34_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_35 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram1/gen_100_pRam/firebird7_in_gate1_tessent_data_mux_34_inst"
          ;
   }
   Instance 
       ph0_i_p_f_m_ram1_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_74_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_35 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram1/gen_100_pRam/firebird7_in_gate1_tessent_data_mux_74_inst"
          ;
   }
   Instance ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i Of 
       ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[17];
      InputPort row_repair_in[20] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[16];
      InputPort row_repair_in[19] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[18] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[17] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[16] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[15] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[14] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[13] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[7] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[25];
      InputPort col_repair_in[6] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[24];
      InputPort col_repair_in[5] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[23];
      InputPort col_repair_in[4] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[22];
      InputPort col_repair_in[3] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[2] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[1] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[0] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[18];
      Attribute tessent_design_instance = "ph0/i/p/f/m/ram1/gen_100_pRam/mem0_i";

   }
   Instance ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[25] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[6];

      InputPort D[24] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[5];

      InputPort D[23] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[22] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[21] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[20] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[19] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[18] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[17] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[7];

      InputPort D[16] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[15] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[14] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[13] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[12] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[11] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[10] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[9] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[8] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[7];

      InputPort D[7] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram1/gen_100_pRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m34 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN33;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM33_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[7] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[7] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[16];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[6] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[25];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[5] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[24];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[23];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[22];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.Q[18];
      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram1/gen_100_pRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_p_f_m_ram2_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_33_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_34 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram2/gen_100_pRam/firebird7_in_gate1_tessent_data_mux_33_inst"
          ;
   }
   Instance 
       ph0_i_p_f_m_ram2_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_73_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_34 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram2/gen_100_pRam/firebird7_in_gate1_tessent_data_mux_73_inst"
          ;
   }
   Instance ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i Of 
       ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[17];
      InputPort row_repair_in[20] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[16];
      InputPort row_repair_in[19] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[18] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[17] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[16] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[15] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[14] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[13] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[7] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[25];
      InputPort col_repair_in[6] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[24];
      InputPort col_repair_in[5] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[23];
      InputPort col_repair_in[4] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[22];
      InputPort col_repair_in[3] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[2] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[1] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[0] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[18];
      Attribute tessent_design_instance = "ph0/i/p/f/m/ram2/gen_100_pRam/mem0_i";

   }
   Instance ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[25] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[6];

      InputPort D[24] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[5];

      InputPort D[23] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[22] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[21] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[20] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[19] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[18] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[17] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[7];

      InputPort D[16] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[15] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[14] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[13] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[12] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[11] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[10] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[9] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[8] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[7];

      InputPort D[7] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram2/gen_100_pRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m35 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN34;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM34_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[7] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[7] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[16];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[6] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[25];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[5] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[24];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[23];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[22];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.Q[18];
      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram2/gen_100_pRam/mem0_i_interface_inst";
   }
   Instance 
       ph0_i_p_f_m_ram3_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_32_inst 
       Of firebird7_in_gate1_tessent_data_mux_w3_33 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram3/gen_100_pRam/firebird7_in_gate1_tessent_data_mux_32_inst"
          ;
   }
   Instance 
       ph0_i_p_f_m_ram3_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_72_inst 
       Of firebird7_in_gate1_tessent_data_mux_w19_33 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram3/gen_100_pRam/firebird7_in_gate1_tessent_data_mux_72_inst"
          ;
   }
   Instance ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i Of 
       ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[9] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[9];
      InputPort adr[8] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[17];
      InputPort row_repair_in[20] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[16];
      InputPort row_repair_in[19] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[18] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[17] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[16] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[15] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[14] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[13] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[7] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[25];
      InputPort col_repair_in[6] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[24];
      InputPort col_repair_in[5] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[23];
      InputPort col_repair_in[4] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[22];
      InputPort col_repair_in[3] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[2] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[1] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[0] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[18];
      Attribute tessent_design_instance = "ph0/i/p/f/m/ram3/gen_100_pRam/mem0_i";

   }
   Instance ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[25] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[6];

      InputPort D[24] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[5];

      InputPort D[23] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];

      InputPort D[22] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];

      InputPort D[21] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];

      InputPort D[20] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];

      InputPort D[19] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];

      InputPort D[18] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;

      InputPort D[17] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[7];

      InputPort D[16] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];

      InputPort D[15] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];

      InputPort D[14] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];

      InputPort D[13] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];

      InputPort D[12] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];

      InputPort D[11] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];

      InputPort D[10] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];

      InputPort D[9] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;

      InputPort D[8] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[7];

      InputPort D[7] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];

      InputPort D[6] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];

      InputPort D[5] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];

      InputPort D[4] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];

      InputPort D[3] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];

      InputPort D[2] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];

      InputPort D[1] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];

      InputPort D[0] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;

      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram3/gen_100_pRam/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m36 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN35;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM35_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[7] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[7] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[16];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[6] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[25];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[5] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[24];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[23];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[22];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.Q[18];
      Attribute tessent_design_instance = 
          "ph0/i/p/f/m/ram3/gen_100_pRam/mem0_i_interface_inst";
   }
   Instance ph0_i_p_gb1_b_m0_firebird7_in_gate1_tessent_data_mux_39_inst Of 
       firebird7_in_gate1_tessent_data_mux_w3_40 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/p/gb1_b/m0/firebird7_in_gate1_tessent_data_mux_39_inst";
   }
   Instance ph0_i_p_gb1_b_m0_firebird7_in_gate1_tessent_data_mux_79_inst Of 
       firebird7_in_gate1_tessent_data_mux_w19_40 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/p/gb1_b/m0/firebird7_in_gate1_tessent_data_mux_79_inst";
   }
   Instance ph0_i_p_gb1_b_m0_mem0_i Of 
       ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[8] = ph0_i_p_gb1_b_m0_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = ph0_i_p_gb1_b_m0_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = ph0_i_p_gb1_b_m0_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = ph0_i_p_gb1_b_m0_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = ph0_i_p_gb1_b_m0_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = ph0_i_p_gb1_b_m0_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = ph0_i_p_gb1_b_m0_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = ph0_i_p_gb1_b_m0_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = ph0_i_p_gb1_b_m0_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = "ph0/i/p/gb1_b/m0/mem0_i";
   }
   Instance ph0_i_p_gb1_b_m0_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];
      InputPort D[20] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];
      InputPort D[19] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];
      InputPort D[18] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];
      InputPort D[17] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];
      InputPort D[16] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;
      InputPort D[15] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];
      InputPort D[14] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];
      InputPort D[13] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];
      InputPort D[12] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];
      InputPort D[11] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];
      InputPort D[10] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];
      InputPort D[9] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];
      InputPort D[8] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;
      InputPort D[7] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];
      InputPort D[6] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];
      InputPort D[5] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];
      InputPort D[4] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];
      InputPort D[3] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];
      InputPort D[2] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];
      InputPort D[1] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];
      InputPort D[0] = 
          ph0_i_p_gb1_b_m0_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;
      Attribute tessent_design_instance = "ph0/i/p/gb1_b/m0/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_p_gb1_b_m0_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m37 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN36;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM36_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/p/gb1_b/m0/mem0_i_interface_inst";
   }
   Instance ph0_i_p_gb1_b_m1_firebird7_in_gate1_tessent_data_mux_38_inst Of 
       firebird7_in_gate1_tessent_data_mux_w3_39 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/p/gb1_b/m1/firebird7_in_gate1_tessent_data_mux_38_inst";
   }
   Instance ph0_i_p_gb1_b_m1_firebird7_in_gate1_tessent_data_mux_78_inst Of 
       firebird7_in_gate1_tessent_data_mux_w19_39 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/p/gb1_b/m1/firebird7_in_gate1_tessent_data_mux_78_inst";
   }
   Instance ph0_i_p_gb1_b_m1_mem0_i Of 
       ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[8] = ph0_i_p_gb1_b_m1_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = ph0_i_p_gb1_b_m1_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = ph0_i_p_gb1_b_m1_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = ph0_i_p_gb1_b_m1_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = ph0_i_p_gb1_b_m1_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = ph0_i_p_gb1_b_m1_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = ph0_i_p_gb1_b_m1_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = ph0_i_p_gb1_b_m1_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = ph0_i_p_gb1_b_m1_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = "ph0/i/p/gb1_b/m1/mem0_i";
   }
   Instance ph0_i_p_gb1_b_m1_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_p_gb1_b_m0_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];
      InputPort D[20] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];
      InputPort D[19] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];
      InputPort D[18] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];
      InputPort D[17] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];
      InputPort D[16] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;
      InputPort D[15] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];
      InputPort D[14] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];
      InputPort D[13] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];
      InputPort D[12] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];
      InputPort D[11] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];
      InputPort D[10] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];
      InputPort D[9] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];
      InputPort D[8] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;
      InputPort D[7] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];
      InputPort D[6] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];
      InputPort D[5] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];
      InputPort D[4] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];
      InputPort D[3] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];
      InputPort D[2] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];
      InputPort D[1] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];
      InputPort D[0] = 
          ph0_i_p_gb1_b_m1_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;
      Attribute tessent_design_instance = "ph0/i/p/gb1_b/m1/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_p_gb1_b_m1_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m38 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN37;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM37_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/p/gb1_b/m1/mem0_i_interface_inst";
   }
   Instance ph0_i_p_gs1_s_m0_firebird7_in_gate1_tessent_data_mux_37_inst Of 
       firebird7_in_gate1_tessent_data_mux_w3_38 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/p/gs1_s/m0/firebird7_in_gate1_tessent_data_mux_37_inst";
   }
   Instance ph0_i_p_gs1_s_m0_firebird7_in_gate1_tessent_data_mux_77_inst Of 
       firebird7_in_gate1_tessent_data_mux_w19_38 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/p/gs1_s/m0/firebird7_in_gate1_tessent_data_mux_77_inst";
   }
   Instance ph0_i_p_gs1_s_m0_mem0_i Of 
       ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[8] = ph0_i_p_gs1_s_m0_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = ph0_i_p_gs1_s_m0_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = ph0_i_p_gs1_s_m0_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = ph0_i_p_gs1_s_m0_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = ph0_i_p_gs1_s_m0_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = ph0_i_p_gs1_s_m0_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = ph0_i_p_gs1_s_m0_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = ph0_i_p_gs1_s_m0_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = ph0_i_p_gs1_s_m0_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = "ph0/i/p/gs1_s/m0/mem0_i";
   }
   Instance ph0_i_p_gs1_s_m0_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_p_gb1_b_m1_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];
      InputPort D[20] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];
      InputPort D[19] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];
      InputPort D[18] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];
      InputPort D[17] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];
      InputPort D[16] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;
      InputPort D[15] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];
      InputPort D[14] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];
      InputPort D[13] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];
      InputPort D[12] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];
      InputPort D[11] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];
      InputPort D[10] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];
      InputPort D[9] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];
      InputPort D[8] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;
      InputPort D[7] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];
      InputPort D[6] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];
      InputPort D[5] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];
      InputPort D[4] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];
      InputPort D[3] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];
      InputPort D[2] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];
      InputPort D[1] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];
      InputPort D[0] = 
          ph0_i_p_gs1_s_m0_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;
      Attribute tessent_design_instance = "ph0/i/p/gs1_s/m0/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_p_gs1_s_m0_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m39 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN38;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM38_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/p/gs1_s/m0/mem0_i_interface_inst";
   }
   Instance ph0_i_p_gs1_s_m1_firebird7_in_gate1_tessent_data_mux_36_inst Of 
       firebird7_in_gate1_tessent_data_mux_w3_37 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_pwr_mgmt_ovrd_en;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_fastsleep_override;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_deepsleep_override;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.hdspsr_async_rst_override;

      Attribute tessent_design_instance = 
          "ph0/i/p/gs1_s/m1/firebird7_in_gate1_tessent_data_mux_36_inst";
   }
   Instance ph0_i_p_gs1_s_m1_firebird7_in_gate1_tessent_data_mux_76_inst Of 
       firebird7_in_gate1_tessent_data_mux_w19_37 {
      InputPort ijtag_select = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_trim_ovrd_en;

      InputPort ijtag_data_in[18] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override2;

      InputPort ijtag_data_in[17] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override1;

      InputPort ijtag_data_in[16] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_override0;

      InputPort ijtag_data_in[15] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override1;

      InputPort ijtag_data_in[14] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_ra_override0;

      InputPort ijtag_data_in[13] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override1;

      InputPort ijtag_data_in[12] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wmce_override0;

      InputPort ijtag_data_in[11] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override1;

      InputPort ijtag_data_in[10] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wpulse_override0;

      InputPort ijtag_data_in[9] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_mce_override;

      InputPort ijtag_data_in[8] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_shutoff_override;

      InputPort ijtag_data_in[7] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_wa_disable_override;

      InputPort ijtag_data_in[6] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_stbyp_override;

      InputPort ijtag_data_in[5] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override3;

      InputPort ijtag_data_in[4] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override2;

      InputPort ijtag_data_in[3] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override1;

      InputPort ijtag_data_in[2] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_rmce_override0;

      InputPort ijtag_data_in[1] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override1;

      InputPort ijtag_data_in[0] = 
          ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.hdspsr_sbc_override0;

      Attribute tessent_design_instance = 
          "ph0/i/p/gs1_s/m1/firebird7_in_gate1_tessent_data_mux_76_inst";
   }
   Instance ph0_i_p_gs1_s_m1_mem0_i Of 
       ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper {
      InputPort adr[8] = ph0_i_p_gs1_s_m1_mem0_i_interface_inst.adr[8];
      InputPort adr[7] = ph0_i_p_gs1_s_m1_mem0_i_interface_inst.adr[7];
      InputPort adr[6] = ph0_i_p_gs1_s_m1_mem0_i_interface_inst.adr[6];
      InputPort adr[5] = ph0_i_p_gs1_s_m1_mem0_i_interface_inst.adr[5];
      InputPort adr[4] = ph0_i_p_gs1_s_m1_mem0_i_interface_inst.adr[4];
      InputPort adr[3] = ph0_i_p_gs1_s_m1_mem0_i_interface_inst.adr[3];
      InputPort adr[2] = ph0_i_p_gs1_s_m1_mem0_i_interface_inst.adr[2];
      InputPort adr[1] = ph0_i_p_gs1_s_m1_mem0_i_interface_inst.adr[1];
      InputPort adr[0] = ph0_i_p_gs1_s_m1_mem0_i_interface_inst.adr[0];
      InputPort clk = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort row_repair_in[25] = 'b0;
      InputPort row_repair_in[24] = 'b0;
      InputPort row_repair_in[23] = 'b0;
      InputPort row_repair_in[22] = 'b0;
      InputPort row_repair_in[21] = 'b0;
      InputPort row_repair_in[20] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[15];
      InputPort row_repair_in[19] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[14];
      InputPort row_repair_in[18] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[13];
      InputPort row_repair_in[17] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[12];
      InputPort row_repair_in[16] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[11];
      InputPort row_repair_in[15] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[10];
      InputPort row_repair_in[14] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[9];
      InputPort row_repair_in[13] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[8];
      InputPort row_repair_in[12] = 'b0;
      InputPort row_repair_in[11] = 'b0;
      InputPort row_repair_in[10] = 'b0;
      InputPort row_repair_in[9] = 'b0;
      InputPort row_repair_in[8] = 'b0;
      InputPort row_repair_in[7] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[7];
      InputPort row_repair_in[6] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[6];
      InputPort row_repair_in[5] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[5];
      InputPort row_repair_in[4] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[4];
      InputPort row_repair_in[3] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[3];
      InputPort row_repair_in[2] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[2];
      InputPort row_repair_in[1] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[1];
      InputPort row_repair_in[0] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[0];
      InputPort col_repair_in[12] = 'b0;
      InputPort col_repair_in[11] = 'b0;
      InputPort col_repair_in[10] = 'b0;
      InputPort col_repair_in[9] = 'b0;
      InputPort col_repair_in[8] = 'b0;
      InputPort col_repair_in[7] = 'b0;
      InputPort col_repair_in[6] = 'b0;
      InputPort col_repair_in[5] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[21];
      InputPort col_repair_in[4] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[20];
      InputPort col_repair_in[3] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[19];
      InputPort col_repair_in[2] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[18];
      InputPort col_repair_in[1] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[17];
      InputPort col_repair_in[0] = ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = "ph0/i/p/gs1_s/m1/mem0_i";
   }
   Instance ph0_i_p_gs1_s_m1_mem0_i_bisr_inst Of 
       firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper 
       {
      InputPort CLK = bisr_clk;
      InputPort RSTB = bisr_reset;
      InputPort MSEL = 'b0;
      InputPort SI = ph0_i_p_gs1_s_m0_mem0_i_bisr_inst.SO;
      InputPort SE = bisr_shift_en;
      InputPort D[21] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[4];
      InputPort D[20] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[3];
      InputPort D[19] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[2];
      InputPort D[18] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[1];
      InputPort D[17] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.All_SCOL0_FUSE_REG[0];
      InputPort D[16] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.All_SCOL0_ALLOC_REG;
      InputPort D[15] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[6];
      InputPort D[14] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[5];
      InputPort D[13] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[4];
      InputPort D[12] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[3];
      InputPort D[11] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[2];
      InputPort D[10] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[1];
      InputPort D[9] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW1_FUSE_ADD_REG[0];
      InputPort D[8] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW1_ALLOC_REG;
      InputPort D[7] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[6];
      InputPort D[6] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[5];
      InputPort D[5] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[4];
      InputPort D[4] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[3];
      InputPort D[3] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[2];
      InputPort D[2] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[1];
      InputPort D[1] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW0_FUSE_ADD_REG[0];
      InputPort D[0] = 
          ph0_i_p_gs1_s_m1_mem0_i_interface_inst.ALL_SROW0_ALLOC_REG;
      Attribute tessent_design_instance = "ph0/i/p/gs1_s/m1/mem0_i_bisr_inst";
      Attribute tessent_bisr_power_domain_name = "-";
   }
   Instance ph0_i_p_gs1_s_m1_mem0_i_interface_inst Of 
       firebird7_in_gate1_tessent_mbist_c1_interface_m40 {
      InputPort BIST_CLK = firebird7_in_gate2_tessent_occ_clk_inst.clock_out;
      InputPort BIST_COLLAR_EN = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_COLLAR_EN39;

      InputPort BIST_ASYNC_RESETN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET;
      InputPort BIST_SI = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.MEM39_BIST_COLLAR_SI;

      InputPort BIST_SHIFT_COLLAR = 
          ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst.BIST_SHIFT_COLLAR;

      InputPort BIST_SETUP2 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[2];
      InputPort BIST_SETUP1 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[1];
      InputPort BIST_SETUP0 = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP[0];
      InputPort MEM_BYPASS_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.memory_bypass_to_en;
      InputPort MCP_BOUNDING_EN = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mcp_bounding_to_en;
      InputPort INCLUDE_MEM_RESULTS_REG = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG;
      InputPort CHECK_REPAIR_NEEDED = 
          ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED;
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[7];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[5] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[6];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[4] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[5];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[3] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[4];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[2] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[3];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[1] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[2];
      InputPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[0] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[1];
      InputPort FROM_BISR_ALL_SROW0_ALLOC_REG = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[0];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[15];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[5] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[14];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[4] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[13];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[3] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[12];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[2] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[11];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[1] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[10];
      InputPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[0] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[9];
      InputPort FROM_BISR_ALL_SROW1_ALLOC_REG = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[8];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[4] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[21];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[3] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[20];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[2] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[19];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[1] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[18];
      InputPort FROM_BISR_All_SCOL0_FUSE_REG[0] = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[17];
      InputPort FROM_BISR_All_SCOL0_ALLOC_REG = 
          ph0_i_p_gs1_s_m1_mem0_i_bisr_inst.Q[16];
      Attribute tessent_design_instance = 
          "ph0/i/p/gs1_s/m1/mem0_i_interface_inst";
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_scanmux_green_sec_mux_inst
Module firebird7_in_gate1_tessent_scanmux_green_sec_mux {
   // ICL module read from source on or near line 14260 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ScanInPort mux_in0;
   ScanInPort mux_in1;
   ScanOutPort mux_out {
      Source M1;
   }
   DataInPort mux_select {
      Attribute tessent_timing = "scan_reconfiguration";
   }
   SelectPort enable_in {
      Attribute connection_rule_option = "allowed_tied_high";
   }
   ToSelectPort enable_out0 {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ToSelectPort enable_out1 {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface In0 {
      Port mux_in0;
      Port enable_out0;
   }
   ScanInterface In1 {
      Port mux_in1;
      Port enable_out1;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "7ce347343efaf5b0b37d2c7f0acd7391";
   ScanMux M1 SelectedBy mux_select {
      1'b0 : mux_in0;
      1'b1 : mux_in1;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_scanmux_insysbist_sec_mux_inst
Module firebird7_in_gate1_tessent_scanmux_insysbist_sec_mux {
   // ICL module read from source on or near line 14298 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ScanInPort mux_in0;
   ScanInPort mux_in1;
   ScanOutPort mux_out {
      Source M1;
   }
   DataInPort mux_select {
      Attribute tessent_timing = "scan_reconfiguration";
   }
   SelectPort enable_in {
      Attribute connection_rule_option = "allowed_tied_high";
   }
   ToSelectPort enable_out0 {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ToSelectPort enable_out1 {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface In0 {
      Port mux_in0;
      Port enable_out0;
   }
   ScanInterface In1 {
      Port mux_in1;
      Port enable_out1;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "37b8b0f6ae05967abcc1fbcdec03ccf1";
   ScanMux M1 SelectedBy mux_select {
      1'b0 : mux_in0;
      1'b1 : mux_in1;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_scanmux_orange_sec_mux_inst
Module firebird7_in_gate1_tessent_scanmux_orange_sec_mux {
   // ICL module read from source on or near line 14336 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ScanInPort mux_in0;
   ScanInPort mux_in1;
   ScanOutPort mux_out {
      Source M1;
   }
   DataInPort mux_select {
      Attribute tessent_timing = "scan_reconfiguration";
   }
   SelectPort enable_in {
      Attribute connection_rule_option = "allowed_tied_high";
   }
   ToSelectPort enable_out0 {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ToSelectPort enable_out1 {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface In0 {
      Port mux_in0;
      Port enable_out0;
   }
   ScanInterface In1 {
      Port mux_in1;
      Port enable_out1;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "33bf26235b45cbbe5dd99966addb32cb";
   ScanMux M1 SelectedBy mux_select {
      1'b0 : mux_in0;
      1'b1 : mux_in1;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_scanmux_red_sec_mux_inst
Module firebird7_in_gate1_tessent_scanmux_red_sec_mux {
   // ICL module read from source on or near line 14374 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ScanInPort mux_in0;
   ScanInPort mux_in1;
   ScanOutPort mux_out {
      Source M1;
   }
   DataInPort mux_select {
      Attribute tessent_timing = "scan_reconfiguration";
   }
   SelectPort enable_in {
      Attribute connection_rule_option = "allowed_tied_high";
   }
   ToSelectPort enable_out0 {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ToSelectPort enable_out1 {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface In0 {
      Port mux_in0;
      Port enable_out0;
   }
   ScanInterface In1 {
      Port mux_in1;
      Port enable_out1;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "a0d79eb8d82c76fd4c6696d76d5fd26e";
   ScanMux M1 SelectedBy mux_select {
      1'b0 : mux_in0;
      1'b1 : mux_in1;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst
Module firebird7_in_gate1_tessent_sib_array_pwrmgmt {
   // ICL module read from source on or near line 14412 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "ea8e59a8f9fe3c9add63d528c4b66afa";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst
Module firebird7_in_gate1_tessent_sib_array_trim_fuse_override {
   // ICL module read from source on or near line 14457 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c6efd8bf017bf53445e891df9ad7754a";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_sib_mbist_inst
Module firebird7_in_gate1_tessent_sib_mbist {
   // ICL module read from source on or near line 14502 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "dd5910479bcd7478e0eeb2a8c84a3e24";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_sib_spare_green_inst
Module firebird7_in_gate1_tessent_sib_spare_green {
   // ICL module read from source on or near line 14547 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "50471f15b2109fe39be73378b46d2e6d";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_sib_spare_inst
Module firebird7_in_gate1_tessent_sib_spare {
   // ICL module read from source on or near line 14592 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "41c00e7ec71957f6a615ff3b58b7ddea";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_sib_spare_insysbist_inst
Module firebird7_in_gate1_tessent_sib_spare_insysbist {
   // ICL module read from source on or near line 14637 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "6000e4e11b9857c873244c920f07738b";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_sib_spare_orange_inst
Module firebird7_in_gate1_tessent_sib_spare_orange {
   // ICL module read from source on or near line 14682 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "fd753620159d83a5fa0f3d81fee0b7f4";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_sib_spare_red_inst
Module firebird7_in_gate1_tessent_sib_spare_red {
   // ICL module read from source on or near line 14727 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "5ce29a2ab48a968aa9af912c58a4f145";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_sib_sti_inst
Module firebird7_in_gate1_tessent_sib_sti {
   // ICL module read from source on or near line 14772 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ToResetPort ijtag_to_reset {
      ActivePolarity 0;
      Source ijtag_reset;
   }
   ScanOutPort ijtag_to_si {
      Source ijtag_si;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ToCaptureEnPort ijtag_to_ce {
      Source ijtag_ce;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ToShiftEnPort ijtag_to_se {
      Source ijtag_se;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ToUpdateEnPort ijtag_to_ue {
      Source ijtag_ue;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ToTCKPort ijtag_to_tck {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort ltest_en {
      Attribute explicit_iwrite_only = 1'b1;
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort ltest_occ_en {
      Attribute explicit_iwrite_only = 1'b1;
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort ltest_static_clock_control_mode {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort ltest_clock_sequence[1:0] {
      Attribute connection_rule_option = "allowed_no_source";
      Attribute tessent_use_in_dft_specification = "false";
      Attribute function_modifier = "tessent_clock_sequence";
   }
   DataOutPort ltest_to_en {
      Source ltest_en;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort ltest_mem_bypass_en {
      Attribute connection_rule_option = "allowed_tied";
   }
   DataOutPort ltest_to_mem_bypass_en {
      Source ltest_to_mem_bypass_en_int;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort ltest_mcp_bounding_en {
      Attribute explicit_iwrite_only = 1'b1;
      Attribute connection_rule_option = "allowed_tied";
      Attribute forced_low_dft_signal_list = "ltest_en";
   }
   DataOutPort ltest_to_mcp_bounding_en {
      Source ltest_to_mcp_bounding_en_int;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
      Port ijtag_to_si;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_dft_function = "scan_tested_instrument_host";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "268d8514033cdfc6e02a0e0c81f40a60";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib, ltest_en {
      2'b10 : ijtag_from_so;
      2'bxx : ijtag_si;
   }
   LogicSignal ltest_to_mem_bypass_en_int {
      ltest_mem_bypass_en & ltest_en;
   }
   LogicSignal ltest_to_mcp_bounding_en_int {
      ltest_mcp_bounding_en & ltest_en;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst
Module firebird7_in_gate1_tessent_tdr_spare_green_tdr {
   // ICL module read from source on or near line 14884 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "cca231fc17998ca7d233c451e5f98ab0";
   ScanRegister tdr[7:0] {
      ScanInSource ijtag_si;
      CaptureSource 8'b00000000;
      DefaultLoadValue 8'b00000000;
      ResetValue 8'bxxxxxxxx;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst
Module firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr {
   // ICL module read from source on or near line 14917 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "f495d91870ea0571231a878c4bbd626b";
   ScanRegister tdr[7:0] {
      ScanInSource ijtag_si;
      CaptureSource 8'b00000000;
      DefaultLoadValue 8'b00000000;
      ResetValue 8'bxxxxxxxx;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst
Module firebird7_in_gate1_tessent_tdr_spare_orange_tdr {
   // ICL module read from source on or near line 14950 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "020069e645749d10745b9dc2bd29a6c8";
   ScanRegister tdr[7:0] {
      ScanInSource ijtag_si;
      CaptureSource 8'b00000000;
      DefaultLoadValue 8'b00000000;
      ResetValue 8'bxxxxxxxx;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst
Module firebird7_in_gate1_tessent_tdr_spare_red_tdr {
   // ICL module read from source on or near line 14983 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "21c26ea22d6478d150bc2d39bed03213";
   ScanRegister tdr[7:0] {
      ScanInSource ijtag_si;
      CaptureSource 8'b00000000;
      DefaultLoadValue 8'b00000000;
      ResetValue 8'bxxxxxxxx;
   }
}

// instanced as firebird7_in.firebird7_in_gate1_tessent_tdr_sti_ctrl_inst
Module firebird7_in_gate1_tessent_tdr_sti_ctrl {
   // ICL module read from source on or near line 15016 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataOutPort nonscan_test {
      Source tdr[0];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_function = "clock_enable_reset_low";
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_nonscan_test/o}";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_dft_function = "scan_tested_instrument_dft_control";
   Attribute forced_high_output_port_list = "nonscan_test";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "8094b5090ceacf48db2974055cb4d264";
   ScanRegister tdr[0:0] {
      ScanInSource ijtag_si;
      CaptureSource 1'b0;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_edt_extest_edt_inst
Module firebird7_in_gate2_tessent_edt_extest_edt {
   // ICL module read from source on or near line 15058 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort edt_low_power_shift_en {
      RefEnum OnOffTable;
      Attribute tessent_no_input_constraints = "on";
   }
   DataInPort edt_bypass {
      RefEnum OnOffTable;
      Attribute tessent_no_input_constraints = "on";
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_instrument_type = "mentor::edt";
   Attribute tessent_signature = "7ecb095f1bb55ff65a753355841decfa";
   Enum OnOffTable {
      off = 1'b0;
      on = 1'b1;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst
Module firebird7_in_gate2_tessent_edt_extest_edt_tdr {
   // ICL module read from source on or near line 15078 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataOutPort edt_bypass {
      Source tdr[0];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_edt_bypass/o}";
   }
   DataOutPort edt_low_power_shift_en {
      Source tdr[1];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_edt_low_power_shift_en/o}";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "7a1e4c82b011d04a38109814fa464f38";
   ScanRegister tdr[1:0] {
      ScanInSource ijtag_si;
      CaptureSource tdr[1:0];
      DefaultLoadValue 2'b00;
      ResetValue 2'b00;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_edt_intest_edt_inst
Module firebird7_in_gate2_tessent_edt_intest_edt {
   // ICL module read from source on or near line 15123 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort edt_low_power_shift_en {
      RefEnum OnOffTable;
      Attribute tessent_no_input_constraints = "on";
   }
   DataInPort edt_bypass {
      RefEnum OnOffTable;
      Attribute tessent_no_input_constraints = "on";
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_instrument_type = "mentor::edt";
   Attribute tessent_signature = "504e05429a8a9456baa272e5c732bfc0";
   Enum OnOffTable {
      off = 1'b0;
      on = 1'b1;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst
Module firebird7_in_gate2_tessent_edt_intest_edt_tdr {
   // ICL module read from source on or near line 15143 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataOutPort edt_bypass {
      Source tdr[0];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_edt_bypass/o}";
   }
   DataOutPort edt_low_power_shift_en {
      Source tdr[1];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_edt_low_power_shift_en/o}";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "7b570da49f9d16bef9120de5aeee72ac";
   ScanRegister tdr[1:0] {
      ScanInSource ijtag_si;
      CaptureSource tdr[1:0];
      DefaultLoadValue 2'b00;
      ResetValue 2'b00;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_occ_clk_inst
Module firebird7_in_gate2_tessent_occ_clk {
   // ICL module read from source on or near line 15188 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort fast_clock {
      Attribute icl_extraction_port_trigger_list = "clock_out";
   }
   ToClockPort clock_out {
      Source tck_mux;
      Attribute exclude_from_sdc = "on";
   }
   TCKPort ijtag_tck;
   ScanInPort ijtag_si;
   ScanOutPort ijtag_so {
      Source tdr_sib.scan_out;
   }
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   SelectPort ijtag_sel;
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::occ";
   Attribute tessent_instrument_subtype = "standard";
   Attribute tessent_instrument_container = "firebird7_in_gate2_occ.instrument";
   Attribute tessent_signature = "c74b90eca422582a2168fea0a77c3307";
   Alias test_mode = tdr[0] {
   }
   Alias fast_capture_mode = tdr[1] {
   }
   Alias active_upstream_parent_occ = tdr[2] {
   }
   Alias capture_cycle_width[2:0] = tdr[5:3] {
   }
   Alias inject_tck = tdr[6] {
   }
   ScanRegister tdr[6:0] {
      ScanInSource ijtag_si;
      CaptureSource 7'b0000000;
      ResetValue 7'b0000000;
   }
   ClockMux tck_mux SelectedBy inject_tck {
      1'b1 : ijtag_tck;
      1'b0 : fast_clock;
   }
   Instance tdr_sib Of firebird7_in_gate2_tessent_occ_clk_sib_int {
      InputPort clock = ijtag_tck;
      InputPort reset = ijtag_reset;
      InputPort scan_in = ijtag_si;
      InputPort capture_en = ijtag_ce;
      InputPort shift_en = ijtag_se;
      InputPort update_en = ijtag_ue;
      InputPort enable = ijtag_sel;
      InputPort from_scan_out = tdr[0];
   }
}

// instanced as firebird7_in_gate2_tessent_occ_clk.tdr_sib
Module firebird7_in_gate2_tessent_occ_clk_sib_int {
   // ICL module read from source on or near line 15247 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   TCKPort clock;
   ResetPort reset {
      ActivePolarity 0;
   }
   ScanInPort scan_in;
   ScanOutPort scan_out {
      Source sib;
   }
   CaptureEnPort capture_en;
   ShiftEnPort shift_en;
   UpdateEnPort update_en;
   SelectPort enable;
   ToSelectPort to_scan_en {
      Source to_scan_en_and;
   }
   ScanInPort from_scan_out;
   ScanInterface client {
      Port scan_in;
      Port scan_out;
      Port enable;
   }
   ScanInterface host {
      Port from_scan_out;
      Port to_scan_en;
   }
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : scan_in;
      1'b1 : from_scan_out;
   }
   LogicSignal to_scan_en_and {
      enable, sib == 2'b11;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_sib_edt_inst
Module firebird7_in_gate2_tessent_sib_edt {
   // ICL module read from source on or near line 15289 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "82d47b0a62c09c2efb88cfdd8603dd02";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst
Module firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol {
   // ICL module read from source on or near line 15334 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "966192c010c15c0ba79179b93fccddaa";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst
Module firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol {
   // ICL module read from source on or near line 15379 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "3c7a2511274ae272b156370ed7ac1483";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_sib_occ_inst
Module firebird7_in_gate2_tessent_sib_occ {
   // ICL module read from source on or near line 15424 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "07504473571c371a3c731fbad7963bf1";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_sib_sri_ctrl_inst
Module firebird7_in_gate2_tessent_sib_sri_ctrl {
   // ICL module read from source on or near line 15469 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "6d8939e9ba39a3f35fc64b699c82d9c9";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_sib_sri_inst
Module firebird7_in_gate2_tessent_sib_sri {
   // ICL module read from source on or near line 15514 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_dft_function = "scan_resource_instrument_host";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "d83c46a3c27222ddbaa5a2ad77172905";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_sib_ssn_inst
Module firebird7_in_gate2_tessent_sib_ssn {
   // ICL module read from source on or near line 15560 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source sib;
   }
   ToSelectPort ijtag_to_sel {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort ijtag_from_so {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   ScanInterface host {
      Port ijtag_from_so;
      Port ijtag_to_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "5cfe745d1fe2bfc4f15effaaff02fc68";
   ScanRegister sib {
      ScanInSource scan_in_mux;
      CaptureSource 1'b0;
      ResetValue 1'b0;
   }
   ScanMux scan_in_mux SelectedBy sib {
      1'b0 : ijtag_si;
      1'b1 : ijtag_from_so;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe_inst
Module firebird7_in_gate2_tessent_ssn_pipe_ssn_output_pipe {
   // ICL module read from source on or near line 15605 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   ClockPort bus_clock {
      Attribute function_modifier = "tessent_ssn_clock";
      Attribute forced_high_dft_signal_list = "ssn_en";
   }
   DataInPort bus_data_in[19:0] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
   }
   DataOutPort bus_data_out[19:0] {
      Source bus_out_reg;
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_instrument_type = "mentor::ssn";
   Attribute tessent_instrument_subtype = "pipeline";
   Attribute tessent_instrument_container = "firebird7_in_gate2_ssn.instrument";
   Attribute tessent_signature = "32afc177ee2fb58b83cdf75e468de602";
   DataRegister bus_out_reg[19:0] {
      WriteEnSource 1'b1;
      WriteDataSource bus_data_in[19:0];
      ResetValue 20'b0;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe_inst
Module firebird7_in_gate2_tessent_ssn_receiver_1x_pipe_ssn_input_pipe {
   // ICL module read from source on or near line 15636 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   ClockPort bus_clock {
      Attribute function_modifier = "tessent_ssn_clock";
      Attribute forced_high_dft_signal_list = "ssn_en";
   }
   DataInPort bus_data_in[19:0] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
   }
   DataOutPort bus_data_out[19:0] {
      Source bus_out_reg;
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_instrument_type = "mentor::ssn";
   Attribute tessent_instrument_subtype = "output_pipeline";
   Attribute tessent_instrument_container = "firebird7_in_gate2_ssn.instrument";
   Attribute tessent_signature = "f19f7e9387fb1cbb19353e34e5063413";
   DataRegister bus_in_reg[19:0] {
      WriteEnSource 1'b1;
      WriteDataSource bus_data_in[19:0];
      ResetValue 20'b0;
      Attribute tessent_active_clock_edge = "falling";
   }
   DataRegister bus_out_reg[19:0] {
      WriteEnSource 1'b1;
      WriteDataSource bus_in_reg[19:0];
      ResetValue 20'b0;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst
Module firebird7_in_gate2_tessent_ssn_scan_host_ssh {
   // ICL module read from source on or near line 15673 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort bus_clock {
      Attribute function_modifier = "tessent_ssn_clock";
      Attribute forced_high_dft_signal_list = "ssn_en";
   }
   DataInPort bus_data_in[19:0] {
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
   }
   DataOutPort bus_data_out[19:0] {
      Source bus_out_reg;
      Attribute function_modifier = "tessent_ssn_bus_data";
      Attribute forced_high_dft_signal_list = "ssn_en";
   }
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   TCKPort ijtag_tck;
   SelectPort ijtag_sel;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   ScanInPort ijtag_si;
   ScanOutPort ijtag_so {
      Source inner.ijtag_so;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_instrument_type = "mentor::ssn";
   Attribute tessent_instrument_container = "firebird7_in_gate2_ssn.instrument";
   Attribute tessent_instrument_subtype = "scan_host";
   Attribute tessent_signature = "4831a519f449044902508083b2c545b2";
   Attribute tessent_persistent_clock_pins = 
       "{tessent_persistent_cell_bus_clock_buf/clk}";
   Attribute tessent_persistent_bus_in_pins = 
       "{tessent_persistent_cell_bus_data_in_buf_0/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_1/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_2/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_3/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_4/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_5/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_6/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_7/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_8/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_9/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_10/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_11/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_12/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_13/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_14/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_15/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_16/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_17/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_18/a} ", 
       "{tessent_persistent_cell_bus_data_in_buf_19/a}";
   Attribute tessent_persistent_bus_out_pins = 
       "{tessent_persistent_cell_bus_data_out_buf_0/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_1/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_2/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_3/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_4/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_5/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_6/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_7/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_8/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_9/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_10/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_11/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_12/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_13/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_14/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_15/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_16/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_17/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_18/o} ", 
       "{tessent_persistent_cell_bus_data_out_buf_19/o}";
   DataRegister bus_in_reg[19:0] {
      WriteEnSource 1'b1;
      WriteDataSource bus_data_in;
      ResetValue 20'b0;
      Attribute tessent_matched_scan_register = "inner.bus_in_shift_reg";
   }
   DataRegister bus_out_reg[19:0] {
      WriteEnSource 1'b1;
      WriteDataSource bus_in_reg;
      ResetValue 20'b0;
      Attribute tessent_matched_scan_register = "inner.bus_out_shift_reg";
   }
   Instance inner Of firebird7_in_gate2_tessent_ssn_scan_host_ssh_inner {
      InputPort ijtag_reset = ijtag_reset;
      InputPort ijtag_clock = ijtag_tck;
      InputPort ijtag_sel = ijtag_sel;
      InputPort ijtag_ce = ijtag_ce;
      InputPort ijtag_se = ijtag_se;
      InputPort ijtag_ue = ijtag_ue;
      InputPort ijtag_si = ijtag_si;
      Attribute tessent_design_instance = "ijtag_registers";
   }
}

// instanced as firebird7_in_gate2_tessent_ssn_scan_host_ssh.inner
Module firebird7_in_gate2_tessent_ssn_scan_host_ssh_inner {
   // ICL module read from source on or near line 15774 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   TCKPort ijtag_clock;
   SelectPort ijtag_sel;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   ScanInPort ijtag_si;
   ScanOutPort ijtag_so {
      Source ijtag_so_mux;
   }
   DataOutPort enable {
      Source enable_shift_reg;
   }
   DataOutPort initial_offset[30:0] {
      Source initial_offset_shift_reg;
   }
   DataOutPort relative_initial_offset_enable {
      Source relative_initial_offset_enable_shift_reg;
   }
   DataOutPort bus_width[4:0] {
      Source bus_width_shift_reg;
   }
   DataOutPort bits_per_packet[8:0] {
      Source bits_per_packet_shift_reg;
   }
   DataOutPort to_scan_in_bits[2:0] {
      Source to_scan_in_bits_shift_reg;
   }
   DataOutPort from_scan_out_bits[1:0] {
      Source from_scan_out_bits_shift_reg;
   }
   DataOutPort from_scan_out_le_strobe_en {
      Source from_scan_out_le_strobe_en_shift_reg;
   }
   DataOutPort total_shift_cnt_minus_one[27:0] {
      Source total_shift_cnt_minus_one_shift_reg;
   }
   DataOutPort extra_shift_packets[27:0] {
      Source extra_shift_packets_shift_reg;
   }
   DataOutPort packet_size[15:0] {
      Source packet_size_shift_reg;
   }
   DataOutPort force_suppress_capture {
      Source force_suppress_capture_shift_reg;
   }
   DataOutPort initial_bit0_position[4:0] {
      Source initial_bit0_position_shift_reg;
   }
   DataOutPort on_chip_compare_enable {
      Source on_chip_compare_enable_shift_reg;
   }
   DataOutPort disable_on_chip_compare_contribution {
      Source disable_on_chip_compare_contribution_shift_reg;
   }
   DataOutPort on_chip_compare_group_count[7:0] {
      Source on_chip_compare_group_count_shift_reg;
   }
   DataOutPort on_chip_compare_group[7:0] {
      Source on_chip_compare_group_shift_reg;
   }
   DataOutPort loop_back_en {
      Source loop_back_en_shift_reg;
   }
   DataOutPort capture_packets[2:0] {
      Source capture_packets_shift_reg;
   }
   DataOutPort init_scan_load_used {
      Source init_scan_load_used_shift_reg;
   }
   DataOutPort disable_first_scan_load_masking {
      Source disable_first_scan_load_masking_shift_reg;
   }
   DataOutPort packets_per_capture_clock_minus_one[2:0] {
      Source packets_per_capture_clock_minus_one_shift_reg;
   }
   DataOutPort scan_en_transition_packets[3:0] {
      Source scan_en_transition_packets_shift_reg;
   }
   DataOutPort scan_en_launch_packet[3:0] {
      Source scan_en_launch_packet_shift_reg;
   }
   DataOutPort edt_update_falling_transition_words[3:0] {
      Source edt_update_falling_transition_words_shift_reg;
   }
   DataOutPort edt_update_falling_launch_word[3:0] {
      Source edt_update_falling_launch_word_shift_reg;
   }
   DataOutPort min_shift_clock_low_width[5:0] {
      Source min_shift_clock_low_width_shift_reg;
   }
   DataOutPort min_capture_clock_low_width[5:0] {
      Source min_capture_clock_low_width_shift_reg;
   }
   DataOutPort packet_width_is_less_than_two_bus_clock {
      Source packet_width_is_less_than_two_bus_clock_shift_reg;
   }
   DataOutPort infinite_shift_mode {
      Source infinite_shift_mode_signal;
   }
   DataOutPort streaming_through_ijtag_en {
      Source streaming_through_ijtag_en_shift_reg;
   }
   Attribute tessent_instrument_type = "mentor::ssn";
   Attribute tessent_instrument_subtype = "scan_host_ijtag_reg";
   Attribute tessent_signature = "bd017ff4cfbddc76498e812526869e32";
   Alias sticky_status = config_sib_shift_reg {
      RefEnum pass_fail_1bit_wide;
   }
   Enum pass_fail_1bit_wide {
      pass = 1'b0;
      fail = 1'b1;
   }
   ScanRegister config_sib_shift_reg {
      ScanInSource config_sib_si_mux;
      ResetValue 1'b0;
      Attribute tessent_ssn_function = "config_inclusion_bit";
      Attribute tessent_rtl_reg = "{config_sib_reg}";
   }
   ScanRegister enable_shift_reg {
      ScanInSource streaming_through_ijtag_en_si_mux;
      CaptureSource enable_shift_reg;
      ResetValue 1'b0;
      Attribute tessent_ssn_function = "ssh_enable";
      Attribute tessent_rtl_reg = "{enable_update_stage_reg}";
   }
   ScanRegister fake_data_bus_reg {
      ScanInSource ijtag_si;
      Attribute tessent_ignore_during_icl_verification = "on";
   }
   ScanRegister streaming_through_ijtag_en_shift_reg {
      ScanInSource enable_shift_reg;
      ResetValue 1'b0;
      Attribute tessent_ssn_function = "streaming_through_ijtag_enable";
      Attribute tessent_rtl_reg = 
          "{streaming_through_ijtag_en_update_stage_reg}";
      Attribute explicit_iwrite_only = 1'b1;
   }
   ScanRegister initial_offset_shift_reg[30:0] {
      ScanInSource streaming_through_ijtag_en_shift_reg;
      CaptureSource initial_offset_shift_reg[30:0];
      Attribute tessent_rtl_reg = 
          "{initial_offset_shift_reg_reg_30} {initial_offset_shift_reg_reg_29} ",
          "{initial_offset_shift_reg_reg_28} {initial_offset_shift_reg_reg_27} ",
          "{initial_offset_shift_reg_reg_26} {initial_offset_shift_reg_reg_25} ",
          "{initial_offset_shift_reg_reg_24} {initial_offset_shift_reg_reg_23} ",
          "{initial_offset_shift_reg_reg_22} {initial_offset_shift_reg_reg_21} ",
          "{initial_offset_shift_reg_reg_20} {initial_offset_shift_reg_reg_19} ",
          "{initial_offset_shift_reg_reg_18} {initial_offset_shift_reg_reg_17} ",
          "{initial_offset_shift_reg_reg_16} {initial_offset_shift_reg_reg_15} ",
          "{initial_offset_shift_reg_reg_14} {initial_offset_shift_reg_reg_13} ",
          "{initial_offset_shift_reg_reg_12} {initial_offset_shift_reg_reg_11} ",
          "{initial_offset_shift_reg_reg_10} {initial_offset_shift_reg_reg_9} ",
          "{initial_offset_shift_reg_reg_8} {initial_offset_shift_reg_reg_7} ",
          "{initial_offset_shift_reg_reg_6} {initial_offset_shift_reg_reg_5} ",
          "{initial_offset_shift_reg_reg_4} {initial_offset_shift_reg_reg_3} ",
          "{initial_offset_shift_reg_reg_2} {initial_offset_shift_reg_reg_1} ",
          "{initial_offset_shift_reg_reg_0}";
   }
   ScanRegister relative_initial_offset_enable_shift_reg {
      ScanInSource initial_offset_shift_reg[0];
      CaptureSource relative_initial_offset_enable_shift_reg;
      Attribute tessent_rtl_reg = 
          "{relative_initial_offset_enable_shift_reg_reg}";
   }
   ScanRegister bus_width_shift_reg[4:0] {
      ScanInSource relative_initial_offset_enable_shift_reg;
      CaptureSource bus_width_shift_reg[4:0];
      Attribute tessent_rtl_reg = 
          "{bus_width_shift_reg_reg_4} {bus_width_shift_reg_reg_3} ",
          "{bus_width_shift_reg_reg_2} {bus_width_shift_reg_reg_1} ",
          "{bus_width_shift_reg_reg_0}";
   }
   ScanRegister bits_per_packet_shift_reg[8:0] {
      ScanInSource bus_width_shift_reg[0];
      CaptureSource bits_per_packet_shift_reg[8:0];
      Attribute tessent_rtl_reg = 
          "{bits_per_packet_shift_reg_reg_8} {bits_per_packet_shift_reg_reg_7} ",
          "{bits_per_packet_shift_reg_reg_6} {bits_per_packet_shift_reg_reg_5} ",
          "{bits_per_packet_shift_reg_reg_4} {bits_per_packet_shift_reg_reg_3} ",
          "{bits_per_packet_shift_reg_reg_2} {bits_per_packet_shift_reg_reg_1} ",
          "{bits_per_packet_shift_reg_reg_0}";
   }
   ScanRegister to_scan_in_bits_shift_reg[2:0] {
      ScanInSource bits_per_packet_shift_reg[0];
      CaptureSource to_scan_in_bits_shift_reg[2:0];
      Attribute tessent_rtl_reg = 
          "{to_scan_in_bits_shift_reg_reg_2} {to_scan_in_bits_shift_reg_reg_1} ",
          "{to_scan_in_bits_shift_reg_reg_0}";
   }
   ScanRegister from_scan_out_bits_shift_reg[1:0] {
      ScanInSource to_scan_in_bits_shift_reg[0];
      CaptureSource from_scan_out_bits_shift_reg[1:0];
      Attribute tessent_rtl_reg = 
          "{from_scan_out_bits_shift_reg_reg_1} {from_scan_out_bits_shift_reg_reg_0}"
          ;
   }
   ScanRegister from_scan_out_le_strobe_en_shift_reg {
      ScanInSource from_scan_out_bits_shift_reg[0];
      CaptureSource from_scan_out_le_strobe_en_shift_reg;
      Attribute tessent_rtl_reg = "{from_scan_out_le_strobe_en_shift_reg_reg}";
   }
   ScanRegister total_shift_cnt_minus_one_shift_reg[27:0] {
      ScanInSource from_scan_out_le_strobe_en_shift_reg;
      CaptureSource total_shift_cnt_minus_one_shift_reg[27:0];
      Attribute tessent_rtl_reg = 
          "{total_shift_cnt_minus_one_shift_reg_reg_27} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_26} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_25} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_24} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_23} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_22} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_21} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_20} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_19} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_18} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_17} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_16} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_15} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_14} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_13} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_12} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_11} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_10} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_9} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_8} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_7} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_6} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_5} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_4} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_3} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_2} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_1} ",
          "{total_shift_cnt_minus_one_shift_reg_reg_0}";
   }
   ScanRegister extra_shift_packets_shift_reg[27:0] {
      ScanInSource total_shift_cnt_minus_one_shift_reg[0];
      CaptureSource extra_shift_packets_shift_reg[27:0];
      Attribute tessent_rtl_reg = 
          "{extra_shift_packets_shift_reg_reg_27} {extra_shift_packets_shift_reg_reg_26} "
          ,
          "{extra_shift_packets_shift_reg_reg_25} {extra_shift_packets_shift_reg_reg_24} "
          ,
          "{extra_shift_packets_shift_reg_reg_23} {extra_shift_packets_shift_reg_reg_22} "
          ,
          "{extra_shift_packets_shift_reg_reg_21} {extra_shift_packets_shift_reg_reg_20} "
          ,
          "{extra_shift_packets_shift_reg_reg_19} {extra_shift_packets_shift_reg_reg_18} "
          ,
          "{extra_shift_packets_shift_reg_reg_17} {extra_shift_packets_shift_reg_reg_16} "
          ,
          "{extra_shift_packets_shift_reg_reg_15} {extra_shift_packets_shift_reg_reg_14} "
          ,
          "{extra_shift_packets_shift_reg_reg_13} {extra_shift_packets_shift_reg_reg_12} "
          ,
          "{extra_shift_packets_shift_reg_reg_11} {extra_shift_packets_shift_reg_reg_10} "
          ,
          "{extra_shift_packets_shift_reg_reg_9} {extra_shift_packets_shift_reg_reg_8} "
          ,
          "{extra_shift_packets_shift_reg_reg_7} {extra_shift_packets_shift_reg_reg_6} "
          ,
          "{extra_shift_packets_shift_reg_reg_5} {extra_shift_packets_shift_reg_reg_4} "
          ,
          "{extra_shift_packets_shift_reg_reg_3} {extra_shift_packets_shift_reg_reg_2} "
          ,
          "{extra_shift_packets_shift_reg_reg_1} {extra_shift_packets_shift_reg_reg_0}"
          ;
   }
   ScanRegister packet_size_shift_reg[15:0] {
      ScanInSource extra_shift_packets_shift_reg[0];
      CaptureSource packet_size_shift_reg[15:0];
      Attribute tessent_rtl_reg = 
          "{packet_size_shift_reg_reg_15} {packet_size_shift_reg_reg_14} ",
          "{packet_size_shift_reg_reg_13} {packet_size_shift_reg_reg_12} ",
          "{packet_size_shift_reg_reg_11} {packet_size_shift_reg_reg_10} ",
          "{packet_size_shift_reg_reg_9} {packet_size_shift_reg_reg_8} ",
          "{packet_size_shift_reg_reg_7} {packet_size_shift_reg_reg_6} ",
          "{packet_size_shift_reg_reg_5} {packet_size_shift_reg_reg_4} ",
          "{packet_size_shift_reg_reg_3} {packet_size_shift_reg_reg_2} ",
          "{packet_size_shift_reg_reg_1} {packet_size_shift_reg_reg_0}";
   }
   ScanRegister force_suppress_capture_shift_reg {
      ScanInSource packet_size_shift_reg[0];
      CaptureSource force_suppress_capture_shift_reg;
      Attribute tessent_rtl_reg = "{force_suppress_capture_shift_reg_reg}";
   }
   ScanRegister initial_bit0_position_shift_reg[4:0] {
      ScanInSource force_suppress_capture_shift_reg;
      CaptureSource initial_bit0_position_shift_reg[4:0];
      Attribute tessent_rtl_reg = 
          "{initial_bit0_position_shift_reg_reg_4} {initial_bit0_position_shift_reg_reg_3} "
          ,
          "{initial_bit0_position_shift_reg_reg_2} {initial_bit0_position_shift_reg_reg_1} "
          ,"{initial_bit0_position_shift_reg_reg_0}";
   }
   ScanRegister on_chip_compare_enable_shift_reg {
      ScanInSource initial_bit0_position_shift_reg[0];
      CaptureSource on_chip_compare_enable_shift_reg;
      Attribute tessent_rtl_reg = "{on_chip_compare_enable_shift_reg_reg}";
   }
   ScanRegister disable_on_chip_compare_contribution_shift_reg {
      ScanInSource on_chip_compare_enable_shift_reg;
      CaptureSource disable_on_chip_compare_contribution_shift_reg;
      Attribute tessent_rtl_reg = 
          "{disable_on_chip_compare_contribution_shift_reg_reg}";
   }
   ScanRegister on_chip_compare_group_count_shift_reg[7:0] {
      ScanInSource disable_on_chip_compare_contribution_shift_reg;
      CaptureSource on_chip_compare_group_count_shift_reg[7:0];
      Attribute tessent_rtl_reg = 
          "{on_chip_compare_group_count_shift_reg_reg_7} ",
          "{on_chip_compare_group_count_shift_reg_reg_6} ",
          "{on_chip_compare_group_count_shift_reg_reg_5} ",
          "{on_chip_compare_group_count_shift_reg_reg_4} ",
          "{on_chip_compare_group_count_shift_reg_reg_3} ",
          "{on_chip_compare_group_count_shift_reg_reg_2} ",
          "{on_chip_compare_group_count_shift_reg_reg_1} ",
          "{on_chip_compare_group_count_shift_reg_reg_0}";
   }
   ScanRegister on_chip_compare_group_shift_reg[7:0] {
      ScanInSource on_chip_compare_group_count_shift_reg[0];
      CaptureSource on_chip_compare_group_shift_reg[7:0];
      Attribute tessent_rtl_reg = 
          "{on_chip_compare_group_shift_reg_reg_7} {on_chip_compare_group_shift_reg_reg_6} "
          ,
          "{on_chip_compare_group_shift_reg_reg_5} {on_chip_compare_group_shift_reg_reg_4} "
          ,
          "{on_chip_compare_group_shift_reg_reg_3} {on_chip_compare_group_shift_reg_reg_2} "
          ,
          "{on_chip_compare_group_shift_reg_reg_1} {on_chip_compare_group_shift_reg_reg_0}"
          ;
   }
   ScanRegister loop_back_en_shift_reg {
      ScanInSource on_chip_compare_group_shift_reg[0];
      CaptureSource loop_back_en_shift_reg;
      Attribute tessent_rtl_reg = "{loop_back_en_shift_reg_reg}";
   }
   ScanRegister capture_packets_shift_reg[2:0] {
      ScanInSource loop_back_en_shift_reg;
      CaptureSource capture_packets_shift_reg[2:0];
      Attribute tessent_rtl_reg = 
          "{capture_packets_shift_reg_reg_2} {capture_packets_shift_reg_reg_1} ",
          "{capture_packets_shift_reg_reg_0}";
   }
   ScanRegister init_scan_load_used_shift_reg {
      ScanInSource capture_packets_shift_reg[0];
      CaptureSource init_scan_load_used_shift_reg;
      Attribute tessent_rtl_reg = "{init_scan_load_used_shift_reg_reg}";
   }
   ScanRegister disable_first_scan_load_masking_shift_reg {
      ScanInSource init_scan_load_used_shift_reg;
      CaptureSource disable_first_scan_load_masking_shift_reg;
      Attribute tessent_rtl_reg = 
          "{disable_first_scan_load_masking_shift_reg_reg}";
   }
   ScanRegister packets_per_capture_clock_minus_one_shift_reg[2:0] {
      ScanInSource disable_first_scan_load_masking_shift_reg;
      CaptureSource packets_per_capture_clock_minus_one_shift_reg[2:0];
      Attribute tessent_rtl_reg = 
          "{packets_per_capture_clock_minus_one_shift_reg_reg_2} ",
          "{packets_per_capture_clock_minus_one_shift_reg_reg_1} ",
          "{packets_per_capture_clock_minus_one_shift_reg_reg_0}";
   }
   ScanRegister scan_en_transition_packets_shift_reg[3:0] {
      ScanInSource packets_per_capture_clock_minus_one_shift_reg[0];
      CaptureSource scan_en_transition_packets_shift_reg[3:0];
      Attribute tessent_rtl_reg = 
          "{scan_en_transition_packets_shift_reg_reg_3} ",
          "{scan_en_transition_packets_shift_reg_reg_2} ",
          "{scan_en_transition_packets_shift_reg_reg_1} ",
          "{scan_en_transition_packets_shift_reg_reg_0}";
   }
   ScanRegister scan_en_launch_packet_shift_reg[3:0] {
      ScanInSource scan_en_transition_packets_shift_reg[0];
      CaptureSource scan_en_launch_packet_shift_reg[3:0];
      Attribute tessent_rtl_reg = 
          "{scan_en_launch_packet_shift_reg_reg_3} {scan_en_launch_packet_shift_reg_reg_2} "
          ,
          "{scan_en_launch_packet_shift_reg_reg_1} {scan_en_launch_packet_shift_reg_reg_0}"
          ;
   }
   ScanRegister edt_update_falling_transition_words_shift_reg[3:0] {
      ScanInSource scan_en_launch_packet_shift_reg[0];
      CaptureSource edt_update_falling_transition_words_shift_reg[3:0];
      Attribute tessent_rtl_reg = 
          "{edt_update_falling_transition_words_shift_reg_reg_3} ",
          "{edt_update_falling_transition_words_shift_reg_reg_2} ",
          "{edt_update_falling_transition_words_shift_reg_reg_1} ",
          "{edt_update_falling_transition_words_shift_reg_reg_0}";
   }
   ScanRegister edt_update_falling_launch_word_shift_reg[3:0] {
      ScanInSource edt_update_falling_transition_words_shift_reg[0];
      CaptureSource edt_update_falling_launch_word_shift_reg[3:0];
      Attribute tessent_rtl_reg = 
          "{edt_update_falling_launch_word_shift_reg_reg_3} ",
          "{edt_update_falling_launch_word_shift_reg_reg_2} ",
          "{edt_update_falling_launch_word_shift_reg_reg_1} ",
          "{edt_update_falling_launch_word_shift_reg_reg_0}";
   }
   ScanRegister min_shift_clock_low_width_shift_reg[5:0] {
      ScanInSource edt_update_falling_launch_word_shift_reg[0];
      CaptureSource min_shift_clock_low_width_shift_reg[5:0];
      Attribute tessent_rtl_reg = "{min_shift_clock_low_width_shift_reg_reg_5} ",
      "{min_shift_clock_low_width_shift_reg_reg_4} ",
          "{min_shift_clock_low_width_shift_reg_reg_3} ",
          "{min_shift_clock_low_width_shift_reg_reg_2} ",
          "{min_shift_clock_low_width_shift_reg_reg_1} ",
          "{min_shift_clock_low_width_shift_reg_reg_0}";
   }
   ScanRegister min_capture_clock_low_width_shift_reg[5:0] {
      ScanInSource min_shift_clock_low_width_shift_reg[0];
      CaptureSource min_capture_clock_low_width_shift_reg[5:0];
      Attribute tessent_rtl_reg = 
          "{min_capture_clock_low_width_shift_reg_reg_5} ",
          "{min_capture_clock_low_width_shift_reg_reg_4} ",
          "{min_capture_clock_low_width_shift_reg_reg_3} ",
          "{min_capture_clock_low_width_shift_reg_reg_2} ",
          "{min_capture_clock_low_width_shift_reg_reg_1} ",
          "{min_capture_clock_low_width_shift_reg_reg_0}";
   }
   ScanRegister packet_width_is_less_than_two_bus_clock_shift_reg {
      ScanInSource min_capture_clock_low_width_shift_reg[0];
      CaptureSource packet_width_is_less_than_two_bus_clock_shift_reg;
      Attribute tessent_rtl_reg = 
          "{packet_width_is_less_than_two_bus_clock_shift_reg_reg}";
   }
   ScanRegister bus_in_shift_reg[19:0] {
      ScanInSource ijtag_si;
   }
   ScanRegister bus_out_shift_reg[19:0] {
      ScanInSource bus_in_shift_reg[0];
   }
   ScanMux config_sib_si_mux SelectedBy config_sib_shift_reg, enable_shift_reg {
      2'b11 : bus_out_shift_reg[0];
      2'bxx : ijtag_si;
   }
   ScanMux streaming_through_ijtag_en_si_mux SelectedBy 
       streaming_through_ijtag_en_si_mux_select {
      1'b0 : config_sib_shift_reg;
      1'b1 : fake_data_bus_reg;
   }
   ScanMux ijtag_so_mux SelectedBy config_sib_shift_reg, enable_shift_reg {
      Attribute exclude_codes_from_icl_verify = "{2'b01}";
      2'b10 : packet_width_is_less_than_two_bus_clock_shift_reg;
      2'b00 : enable_shift_reg;
      2'b01 : enable_shift_reg;
      2'b11 : enable_shift_reg;
   }
   LogicSignal streaming_through_ijtag_en_si_mux_select {
      streaming_through_ijtag_en_shift_reg && enable_shift_reg;
   }
   LogicSignal infinite_shift_mode_signal {
      total_shift_cnt_minus_one_shift_reg == 28'b0;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst
Module firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control {
   // ICL module read from source on or near line 16091 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataOutPort sol_mask[0:0] {
      Source tdr[19];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort sol_thresh[14:0] {
      Source tdr[18], tdr[17], tdr[16], tdr[15], tdr[14], tdr[13], tdr[12], 
          tdr[11], tdr[10], tdr[9], tdr[8], tdr[7], tdr[6], tdr[5], tdr[4];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort sol_init {
      Source tdr[3];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort sol_mode {
      Source tdr[2];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort reset_b {
      Source tdr[1];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort jam_edt_channels_in {
      Source tdr[0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "cff245faaa4aec5bc3eb77fb6d2f3d69";
   ScanRegister tdr[19:0] {
      ScanInSource ijtag_si;
      CaptureSource tdr[19:0];
      DefaultLoadValue 20'b00000000000000000000;
      ResetValue 20'b00000000000000000000;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst
Module firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status {
   // ICL module read from source on or near line 16149 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataInPort sol_out {
      Attribute connection_rule_option = "allowed_no_source";
   }
   DataInPort sol_tog_status[0:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   DataInPort sol_cnt_status[14:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "8cb086e89d4ff2821ca4ed84b5bf15aa";
   ScanRegister tdr[16:0] {
      ScanInSource ijtag_si;
      CaptureSource sol_out, sol_tog_status[0:0], sol_cnt_status[14:0];
      DefaultLoadValue 17'b00000000000000000;
      ResetValue 17'bxxxxxxxxxxxxxxxxx;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst
Module firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control {
   // ICL module read from source on or near line 16191 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataOutPort sol_mask[1:0] {
      Source tdr[20], tdr[19];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort sol_thresh[14:0] {
      Source tdr[18], tdr[17], tdr[16], tdr[15], tdr[14], tdr[13], tdr[12], 
          tdr[11], tdr[10], tdr[9], tdr[8], tdr[7], tdr[6], tdr[5], tdr[4];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort sol_init {
      Source tdr[3];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort sol_mode {
      Source tdr[2];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort reset_b {
      Source tdr[1];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort jam_edt_channels_in {
      Source tdr[0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "3bb92987cc13f3793f6e949625ade9e7";
   ScanRegister tdr[20:0] {
      ScanInSource ijtag_si;
      CaptureSource tdr[20:0];
      DefaultLoadValue 21'b000000000000000000000;
      ResetValue 21'b000000000000000000000;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst
Module firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status {
   // ICL module read from source on or near line 16249 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataInPort sol_out {
      Attribute connection_rule_option = "allowed_no_source";
   }
   DataInPort sol_tog_status[1:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   DataInPort sol_cnt_status[14:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "0b0eee2e21430956986744be5787b88e";
   ScanRegister tdr[17:0] {
      ScanInSource ijtag_si;
      CaptureSource sol_out, sol_tog_status[1:0], sol_cnt_status[14:0];
      DefaultLoadValue 18'b000000000000000000;
      ResetValue 18'bxxxxxxxxxxxxxxxxxx;
   }
}

// instanced as firebird7_in.firebird7_in_gate2_tessent_tdr_sri_ctrl_inst
Module firebird7_in_gate2_tessent_tdr_sri_ctrl {
   // ICL module read from source on or near line 16291 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataOutPort all_test {
      Source tdr[13];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "all_test";
      Attribute tessent_dft_signal_usage = "global_dft_control";
      Attribute tessent_dft_signal_default_value_in_all_test = 1;
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_all_test/o}";
   }
   DataOutPort occ_kill_clock_en {
      Source tdr[12];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "occ_kill_clock_en";
      Attribute tessent_dft_signal_usage = "global_dft_control";
      Attribute tessent_dft_signal_default_value_in_all_test = 0;
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_occ_kill_clock_en/o}";
   }
   DataOutPort se_pipeline_en {
      Source tdr[11];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "se_pipeline_en";
      Attribute tessent_dft_signal_usage = "logic_test_control";
      Attribute tessent_dft_signal_value_in_pre_scan_drc = "0";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_se_pipeline_en/o}";
   }
   DataOutPort ext_mode {
      Source tdr[10];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "ext_mode";
      Attribute tessent_dft_signal_usage = "scan_mode";
      Attribute tessent_dft_signal_scan_mode_type = "external";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_ext_mode/o}";
   }
   DataOutPort int_mode {
      Source tdr[9];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "int_mode";
      Attribute tessent_dft_signal_usage = "scan_mode";
      Attribute tessent_dft_signal_scan_mode_type = "internal";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_int_mode/o}";
   }
   DataOutPort ext_edt_mode {
      Source tdr[8];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "ext_edt_mode";
      Attribute tessent_dft_signal_usage = "scan_mode";
      Attribute tessent_dft_signal_scan_mode_type = "external";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_ext_edt_mode/o}";
   }
   DataOutPort int_edt_mode {
      Source tdr[7];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "int_edt_mode";
      Attribute tessent_dft_signal_usage = "scan_mode";
      Attribute tessent_dft_signal_scan_mode_type = "internal";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_int_edt_mode/o}";
   }
   DataOutPort ext_ltest_en {
      Source tdr[6];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "ext_ltest_en";
      Attribute tessent_dft_signal_usage = "logic_test_control";
      Attribute tessent_dft_signal_value_in_pre_scan_drc = "x";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_ext_ltest_en/o}";
   }
   DataOutPort int_ltest_en {
      Source tdr[5];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "int_ltest_en";
      Attribute tessent_dft_signal_usage = "logic_test_control";
      Attribute tessent_dft_signal_value_in_pre_scan_drc = "x";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_int_ltest_en/o}";
   }
   DataOutPort tck_occ_en {
      Source tdr[4];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "tck_occ_en";
      Attribute tessent_dft_signal_usage = "global_dft_control";
      Attribute tessent_dft_signal_default_value_in_all_test = 0;
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_tck_occ_en/o}";
   }
   DataOutPort async_set_reset_static_disable {
      Source tdr[3];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "async_set_reset_static_disable";
      Attribute tessent_dft_signal_usage = "logic_test_control";
      Attribute tessent_dft_signal_value_in_pre_scan_drc = "0";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_async_set_reset_static_disable/o}";
   }
   DataOutPort memory_bypass_en {
      Source tdr[2];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "memory_bypass_en";
      Attribute tessent_dft_signal_usage = "logic_test_control";
      Attribute tessent_dft_signal_value_in_pre_scan_drc = "1";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_memory_bypass_en/o}";
   }
   DataOutPort ltest_en {
      Source tdr[1];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "ltest_en";
      Attribute tessent_dft_signal_usage = "logic_test_control";
      Attribute tessent_dft_signal_value_in_pre_scan_drc = "1";
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_ltest_en/o}";
   }
   DataOutPort fscan_clkungate {
      Source tdr[0];
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_dft_signal_name = "fscan_clkungate";
      Attribute tessent_dft_signal_usage = "global_dft_control";
      Attribute tessent_dft_signal_default_value_in_all_test = 0;
      Attribute tessent_dft_signal_reset_value = 0;
      Attribute tessent_persistent_design_pin = 
          "{tessent_persistent_cell_fscan_clkungate/o}";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_dft_function = "scan_resource_instrument_dft_control";
   Attribute forced_high_output_port_list = "all_test";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "366dbaa23bbdf6af590c43fa1eb03f2e";
   ScanRegister tdr[13:0] {
      ScanInSource ijtag_si;
      CaptureSource 14'b00000000000000;
      DefaultLoadValue 14'b00000000000000;
      ResetValue 14'b00000000000000;
   }
}

// instanced as firebird7_in.ph0_firebird7_in_gate1_tessent_mbist_bap_inst
Module firebird7_in_gate1_tessent_mbist_bap {
   // ICL module read from source on or near line 16466 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_select;
   ScanInPort si;
   CaptureEnPort capture_en;
   ShiftEnPort shift_en;
   ToShiftEnPort BIST_HOLD {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   UpdateEnPort update_en;
   TCKPort tck;
   DataInPort memory_bypass_en {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort memory_bypass_to_en {
      Source memory_bypass_en;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort mcp_bounding_en {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort mcp_bounding_to_en {
      Source mcp_bounding_en;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort ltest_en {
      DefaultLoadValue 1'b0;
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ltest_to_en {
      Source ltest_en;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanOutPort so {
      Source ctl_group_sib;
   }
   ScanOutPort toBist[0:0] {
      Source toBist_int;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInPort fromBist[0:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MBISTPG_GO[0:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   DataInPort MBISTPG_DONE[0:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   DataOutPort bistEn[0:0] {
      Source bistEn_int[0:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ENABLE_MEM_RESET {
      Source ENABLE_MEM_RESET_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort REDUCED_ADDRESS_COUNT {
      Source REDUCED_ADDRESS_COUNT_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort BIST_SELECT_TEST_DATA {
      Source BIST_SELECT_TEST_DATA_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort BIST_ALGO_MODE0 {
      Source BIST_ALGO_MODE0_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort BIST_ALGO_MODE1 {
      Source BIST_ALGO_MODE1_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort MEM_ARRAY_DUMP_MODE {
      Source MEM_ARRAY_DUMP_MODE_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort BIRA_EN {
      Source BIRA_EN_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort BIST_DIAG_EN {
      Source BIST_DIAG_EN_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort PRESERVE_FUSE_REGISTER {
      Source PRESERVE_FUSE_REGISTER_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort CHECK_REPAIR_NEEDED {
      Source CHECK_REPAIR_NEEDED_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort BIST_ASYNC_RESET {
      Source BIST_ASYNC_RESET_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort FL_CNT_MODE0 {
      Source FL_CNT_MODE0_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort FL_CNT_MODE1 {
      Source FL_CNT_MODE1_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort INCLUDE_MEM_RESULTS_REG {
      Source INCLUDE_MEM_RESULTS_REG_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort CHAIN_BYPASS_EN {
      Source CHAIN_BYPASS_EN_tdr;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort TCK_MODE {
      Source TCK_MODE_tdr;
      RefEnum OnOff;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort BIST_SETUP[2:0] {
      Source BIST_SETUP_tdr[2:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface client {
      Port si;
      Port so;
      Port ijtag_select;
   }
   ScanInterface host_0 {
      Port toBist[0];
      Port fromBist[0];
      Port BIST_HOLD;
   }
   Attribute ijtag_logical_connection = 
       "{tck to_interfaces_tck} {tck to_controllers_tck}";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "bist_access_port";
   Attribute tessent_signature = "70cea201f3cd7e5ff7f1f09528a89d92";
   Alias tdr[18:0] = BIST_SETUP_tdr[2:0], TCK_MODE_tdr, CHAIN_BYPASS_EN_tdr, 
       INCLUDE_MEM_RESULTS_REG_tdr, FL_CNT_MODE1_tdr, FL_CNT_MODE0_tdr, 
       BIST_ASYNC_RESET_tdr, CHECK_REPAIR_NEEDED_tdr, PRESERVE_FUSE_REGISTER_tdr,
       BIST_DIAG_EN_tdr, BIRA_EN_tdr, MEM_ARRAY_DUMP_MODE_tdr, 
       BIST_ALGO_MODE1_tdr, BIST_ALGO_MODE0_tdr, BIST_SELECT_TEST_DATA_tdr, 
       REDUCED_ADDRESS_COUNT_tdr, ENABLE_MEM_RESET_tdr {
      RefEnum tdr_symbols;
   }
   Alias ChainBypassMode = CHAIN_BYPASS_EN_tdr {
   }
   Alias bistEn_int[0:0] = mbist_go_0 {
   }
   Alias toBist_int[0:0] = tdr_bypass_sib_inst {
   }
   Enum OnOff {
      ON = 1'b1;
      OFF = 1'b0;
   }
   Enum tdr_symbols {
      idle = 19'b0000100010000000100;
      ignore = 19'bxxxxxxxxxxxxxxxxxxx;
      mbist_async_reset = 19'b0000100000000000000;
   }
   ScanRegister BIST_SETUP_tdr[2:0] {
      ScanInSource si;
      CaptureSource BIST_SETUP_tdr[2], BIST_SETUP_tdr[1], BIST_SETUP_tdr[0];
      DefaultLoadValue 3'b000;
      ResetValue 3'b000;
   }
   ScanRegister TCK_MODE_tdr {
      ScanInSource BIST_SETUP_tdr[0];
      CaptureSource TCK_MODE_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister CHAIN_BYPASS_EN_tdr {
      ScanInSource TCK_MODE_tdr;
      CaptureSource CHAIN_BYPASS_EN_tdr;
      DefaultLoadValue 1'b1;
      ResetValue 1'b1;
   }
   ScanRegister INCLUDE_MEM_RESULTS_REG_tdr {
      ScanInSource CHAIN_BYPASS_EN_tdr;
      CaptureSource INCLUDE_MEM_RESULTS_REG_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister FL_CNT_MODE1_tdr {
      ScanInSource INCLUDE_MEM_RESULTS_REG_tdr;
      CaptureSource FL_CNT_MODE1_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister FL_CNT_MODE0_tdr {
      ScanInSource FL_CNT_MODE1_tdr;
      CaptureSource FL_CNT_MODE0_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister BIST_ASYNC_RESET_tdr {
      ScanInSource FL_CNT_MODE0_tdr;
      CaptureSource BIST_ASYNC_RESET_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister CHECK_REPAIR_NEEDED_tdr {
      ScanInSource BIST_ASYNC_RESET_tdr;
      CaptureSource CHECK_REPAIR_NEEDED_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister PRESERVE_FUSE_REGISTER_tdr {
      ScanInSource CHECK_REPAIR_NEEDED_tdr;
      CaptureSource PRESERVE_FUSE_REGISTER_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister BIST_DIAG_EN_tdr {
      ScanInSource PRESERVE_FUSE_REGISTER_tdr;
      CaptureSource BIST_DIAG_EN_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister BIRA_EN_tdr {
      ScanInSource BIST_DIAG_EN_tdr;
      CaptureSource BIRA_EN_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister MEM_ARRAY_DUMP_MODE_tdr {
      ScanInSource BIRA_EN_tdr;
      CaptureSource MEM_ARRAY_DUMP_MODE_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister BIST_ALGO_MODE1_tdr {
      ScanInSource MEM_ARRAY_DUMP_MODE_tdr;
      CaptureSource BIST_ALGO_MODE1_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister BIST_ALGO_MODE0_tdr {
      ScanInSource BIST_ALGO_MODE1_tdr;
      CaptureSource BIST_ALGO_MODE0_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister BIST_SELECT_TEST_DATA_tdr {
      ScanInSource BIST_ALGO_MODE0_tdr;
      CaptureSource BIST_SELECT_TEST_DATA_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister REDUCED_ADDRESS_COUNT_tdr {
      ScanInSource BIST_SELECT_TEST_DATA_tdr;
      CaptureSource REDUCED_ADDRESS_COUNT_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister ENABLE_MEM_RESET_tdr {
      ScanInSource REDUCED_ADDRESS_COUNT_tdr;
      CaptureSource ENABLE_MEM_RESET_tdr;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister tdr_bypass_sib_inst {
      ScanInSource tdr_bypass_sib_mux_inst;
      CaptureSource 1'b0;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister mbist_done_0 {
      ScanInSource fromBistMux_0;
      CaptureSource MBISTPG_DONE[0];
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister mbist_go_0 {
      ScanInSource mbist_done_0;
      CaptureSource MBISTPG_GO[0];
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanRegister ctl_group_sib {
      ScanInSource ctl_sib_mux_inst;
      CaptureSource 1'b0;
      DefaultLoadValue 1'b0;
      ResetValue 1'b0;
   }
   ScanMux tdr_bypass_sib_mux_inst SelectedBy tdr_bypass_sib_inst {
      1'b0 : si;
      1'b1 : ENABLE_MEM_RESET_tdr;
   }
   ScanMux fromBistMux_0 SelectedBy bistEn_int[0], BIST_SETUP_tdr[1], 
       ChainBypassMode {
      3'b100 : fromBist[0];
      3'bxxx : tdr_bypass_sib_inst;
   }
   ScanMux ctl_sib_mux_inst SelectedBy ctl_group_sib {
      1'b0 : tdr_bypass_sib_inst;
      1'b1 : mbist_go_0;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g0_b0_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_25_inst
Module firebird7_in_gate1_tessent_data_mux_w3_26 {
   // ICL module read from source on or near line 16787 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "e8146cb36edef23c21712b2ad3ce3ebb";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g0_b0_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_65_inst
Module firebird7_in_gate1_tessent_data_mux_w19_26 {
   // ICL module read from source on or near line 16805 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c13ded666d791df5fd7c55da855b2a0b";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i
// instanced as firebird7_in.ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i
Module ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper {
   // ICL module read from source on or near line 16854 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_source";
      Attribute tessent_memory_bist_function = "address";
   }
   ClockPort clk;
   DataInPort row_repair_in[25:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   DataInPort col_repair_in[12:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_memory_module = "without_internal_scan_logic";
}

// instanced as firebird7_in.ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_bisr_inst
Module 
    firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper 
    {
   // ICL module read from source on or near line 16905 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   CaptureEnPort CLK {
      Attribute function_modifier = "CaptureShiftClock";
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort RSTB {
      DefaultLoadValue 1'b1;
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_no_input_constraints = "on";
   }
   DataInPort MSEL {
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_no_input_constraints = "on";
   }
   ScanInPort SI {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   ScanOutPort SO {
      Source ShiftReg[0];
      Attribute launch_edge = "falling";
   }
   ShiftEnPort SE {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort Q[21:0] {
      Source ShiftReg[21:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort D[21:0] {
      Attribute connection_rule_option = "allowed_tied";
   }
   ScanInterface bisr {
      Attribute tessent_chain_type = "bisr";
      Attribute tessent_chain_length = 22;
      Port SI;
      Port SO;
      Port SE;
      Port CLK;
   }
   Attribute tessent_bisr_register_length = 22;
   Attribute tessent_instrument_type = "mentor::memory_bisr";
   Attribute tessent_instrument_container = "firebird7_in_gate1_mbisr";
   Attribute tessent_repair_word_size = "8";
   Attribute tessent_instrument_subtype = "repair_register";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_signature = "c23ff10f33518a93b3c9b52039878596";
   Attribute tessent_ignore_during_icl_verification = "on";
   Alias RowSegment_ALL_SE0_RepairEnable = ShiftReg[0] {
   }
   Alias RowSegment_ALL_SE0_Fuse[6:0] = ShiftReg[7], ShiftReg[6], ShiftReg[5], 
       ShiftReg[4], ShiftReg[3], ShiftReg[2], ShiftReg[1] {
   }
   Alias RowSegment_ALL_SE1_RepairEnable = ShiftReg[8] {
   }
   Alias RowSegment_ALL_SE1_Fuse[6:0] = ShiftReg[15], ShiftReg[14], ShiftReg[13],
   ShiftReg[12], ShiftReg[11], ShiftReg[10], ShiftReg[9] {
   }
   Alias ColumnSegment_All_SE0_RepairEnable = ShiftReg[16] {
   }
   Alias ColumnSegment_All_SE0_FuseMap[4:0] = ShiftReg[21], ShiftReg[20], 
       ShiftReg[19], ShiftReg[18], ShiftReg[17] {
   }
   Enum ScanRegisterSymbols {
      allocation_bits_on = 22'bxxxxx1xxxxxxx1xxxxxxx1;
      allocation_bits_off = 22'bxxxxx0xxxxxxx0xxxxxxx0;
      leading_one = 22'b0000000000000000000001;
      all_zero = 22'b0000000000000000000000;
      all_one = 22'b1111111111111111111111;
      all_x = 22'bxxxxxxxxxxxxxxxxxxxxxx;
      checkerboard = 22'b1010101010101010101010;
      inverse_checkerboard = 22'b0101010101010101010101;
   }
   ScanRegister ShiftReg[21:0] {
      ScanInSource RSTB_MUX;
      CaptureSource D[21:0];
      DefaultLoadValue all_zero;
      RefEnum ScanRegisterSymbols;
   }
   ScanMux RSTB_MUX SelectedBy RSTB {
      1'b1 : SI;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g0_b0_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m1 {
   // ICL module read from source on or near line 16991 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "0b86ad7aab0c9765d0686a330d0c7eda";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g10_b10_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_14_inst
Module firebird7_in_gate1_tessent_data_mux_w3_15 {
   // ICL module read from source on or near line 17124 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "2ea60959bdc09852aaca8cb0a45490e1";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g10_b10_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_54_inst
Module firebird7_in_gate1_tessent_data_mux_w19_15 {
   // ICL module read from source on or near line 17142 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "781380a8cdb3f52ca6948cd76a9fdaaf";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g10_b10_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m2 {
   // ICL module read from source on or near line 17160 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "d5774074c84a622ea02f82eedb69d005";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g11_b11_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_13_inst
Module firebird7_in_gate1_tessent_data_mux_w3_14 {
   // ICL module read from source on or near line 17293 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "da222b41b7daf2894225dfe591958d35";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g11_b11_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_53_inst
Module firebird7_in_gate1_tessent_data_mux_w19_14 {
   // ICL module read from source on or near line 17311 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "8e80e27293197ffe8906e5b340b86ce6";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g11_b11_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m3 {
   // ICL module read from source on or near line 17329 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "dbc20a78defc615f1456df0e1eb39bfe";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g12_b12_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_11_inst
Module firebird7_in_gate1_tessent_data_mux_w3_12 {
   // ICL module read from source on or near line 17462 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "53ec053da4bad9ff5a0dc11acc51a3fd";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g12_b12_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_51_inst
Module firebird7_in_gate1_tessent_data_mux_w19_12 {
   // ICL module read from source on or near line 17480 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "5d76c515dab132680a5a9efb14130212";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g12_b12_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m4 {
   // ICL module read from source on or near line 17498 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "d3b687e7f112927015693c9232a52e81";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g13_b13_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_10_inst
Module firebird7_in_gate1_tessent_data_mux_w3_11 {
   // ICL module read from source on or near line 17631 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c017a42cff1128c3d76e73c634073dce";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g13_b13_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_50_inst
Module firebird7_in_gate1_tessent_data_mux_w19_11 {
   // ICL module read from source on or near line 17649 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "eb7b407d921d97bd60f689610891264e";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g13_b13_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m5 {
   // ICL module read from source on or near line 17667 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "a2c189a59de1cdbd94afed71cc6832bf";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g14_b14_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_49_inst
Module firebird7_in_gate1_tessent_data_mux_w19_10 {
   // ICL module read from source on or near line 17800 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "210cb2a512ea3fe840bbfb645f3afabf";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g14_b14_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_9_inst
Module firebird7_in_gate1_tessent_data_mux_w3_10 {
   // ICL module read from source on or near line 17818 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "6b2290f4d285912e122b96158798e285";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g14_b14_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m6 {
   // ICL module read from source on or near line 17836 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "22796b211e13a5f8ca94b2f0b689873f";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g15_b15_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_48_inst
Module firebird7_in_gate1_tessent_data_mux_w19_9 {
   // ICL module read from source on or near line 17969 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "4858e4eef5a72e40bb1217a80836aa0f";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g15_b15_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_8_inst
Module firebird7_in_gate1_tessent_data_mux_w3_9 {
   // ICL module read from source on or near line 17987 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "da4dfcb0366721a32cf14885a4457d13";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g15_b15_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m7 {
   // ICL module read from source on or near line 18005 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "39fd48adce09e9aede4641dd06b78f6b";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g16_b16_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_47_inst
Module firebird7_in_gate1_tessent_data_mux_w19_8 {
   // ICL module read from source on or near line 18138 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "9558f610b5f52f0d59747f063e09e022";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g16_b16_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_7_inst
Module firebird7_in_gate1_tessent_data_mux_w3_8 {
   // ICL module read from source on or near line 18156 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "462466f0655b506a8bff8bd0a3fed570";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g16_b16_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m8 {
   // ICL module read from source on or near line 18174 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "488e01213d000ee5d71dd723afd054b8";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g17_b17_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_46_inst
Module firebird7_in_gate1_tessent_data_mux_w19_7 {
   // ICL module read from source on or near line 18307 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "2a643d0e380ccf7c68dc2c8858db7485";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g17_b17_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_6_inst
Module firebird7_in_gate1_tessent_data_mux_w3_7 {
   // ICL module read from source on or near line 18325 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "3a7c54cc132eeb7f386871f027e5dbc9";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g17_b17_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m9 {
   // ICL module read from source on or near line 18343 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "7f468a22b5ae67852c32c536d56da1a2";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g18_b18_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_45_inst
Module firebird7_in_gate1_tessent_data_mux_w19_6 {
   // ICL module read from source on or near line 18476 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c81f2f7a0e094047cb15b94a92b78536";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g18_b18_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_5_inst
Module firebird7_in_gate1_tessent_data_mux_w3_6 {
   // ICL module read from source on or near line 18494 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "2f448564a8259b44c0625a8611eb7630";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g18_b18_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m10 {
   // ICL module read from source on or near line 18512 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "2f572dffef58d03b03cf49c871da9a7a";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g19_b19_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_44_inst
Module firebird7_in_gate1_tessent_data_mux_w19_5 {
   // ICL module read from source on or near line 18645 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c3cc759f8dae36c6b130973e61074be2";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g19_b19_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_4_inst
Module firebird7_in_gate1_tessent_data_mux_w3_5 {
   // ICL module read from source on or near line 18663 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "8374c7cd792f35e376e9d768392a5c30";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g19_b19_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m11 {
   // ICL module read from source on or near line 18681 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "d21c42972e2e6898f556319a634f6cdc";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g1_b1_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_24_inst
Module firebird7_in_gate1_tessent_data_mux_w3_25 {
   // ICL module read from source on or near line 18814 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "eedb34b4b5201936e66bcf4b7ac60ed2";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g1_b1_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_64_inst
Module firebird7_in_gate1_tessent_data_mux_w19_25 {
   // ICL module read from source on or near line 18832 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "111127f5ef36c82264acca2d79550b69";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g1_b1_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m12 {
   // ICL module read from source on or near line 18850 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "7129f94db76e1f71b1e0f7f2039bb75c";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g20_b20_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_3_inst
Module firebird7_in_gate1_tessent_data_mux_w3_4 {
   // ICL module read from source on or near line 18983 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "7adfcb1cce630247bcafb115255df767";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g20_b20_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_43_inst
Module firebird7_in_gate1_tessent_data_mux_w19_4 {
   // ICL module read from source on or near line 19001 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c97c3368d5e0d60ea9638ec2208a248a";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g20_b20_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m13 {
   // ICL module read from source on or near line 19019 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "4b59f64629d72a06ee95bfe6cba19e7d";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g21_b21_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_2_inst
Module firebird7_in_gate1_tessent_data_mux_w3_3 {
   // ICL module read from source on or near line 19152 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "2296071610b7da593b9d33e6218ca117";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g21_b21_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_42_inst
Module firebird7_in_gate1_tessent_data_mux_w19_3 {
   // ICL module read from source on or near line 19170 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "6a547cf599b0e370d1d3fc0a018eeb39";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g21_b21_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m14 {
   // ICL module read from source on or near line 19188 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "a1db30dd0a6263813e09d7e99ab1c129";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g22_b22_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_31_inst
Module firebird7_in_gate1_tessent_data_mux_w3_32 {
   // ICL module read from source on or near line 19321 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "65a12097d489d3fe2c82f8763946410c";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g22_b22_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_71_inst
Module firebird7_in_gate1_tessent_data_mux_w19_32 {
   // ICL module read from source on or near line 19339 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "606c3d8e054d03da55d535cfa40d7642";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g22_b22_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m15 {
   // ICL module read from source on or near line 19357 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "1421fd1fcced25ecbf0668be7cf0d1d4";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g23_b23_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_30_inst
Module firebird7_in_gate1_tessent_data_mux_w3_31 {
   // ICL module read from source on or near line 19490 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "86433de3694bef144f95d269fc85b696";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g23_b23_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_70_inst
Module firebird7_in_gate1_tessent_data_mux_w19_31 {
   // ICL module read from source on or near line 19508 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "5d04de1a621d0729931a64ccde59b2d4";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g23_b23_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m16 {
   // ICL module read from source on or near line 19526 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "c34f02746339f93ea9aecb96f8179896";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g24_b24_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_29_inst
Module firebird7_in_gate1_tessent_data_mux_w3_30 {
   // ICL module read from source on or near line 19659 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "31b7a48abef4f36b1f44623ccddd4a2e";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g24_b24_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_69_inst
Module firebird7_in_gate1_tessent_data_mux_w19_30 {
   // ICL module read from source on or near line 19677 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "214c1fe771c0ea416ac5ba041882c080";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g24_b24_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m17 {
   // ICL module read from source on or near line 19695 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "dcfac26392de2b8834d39b70ac6179d4";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g25_b25_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_28_inst
Module firebird7_in_gate1_tessent_data_mux_w3_29 {
   // ICL module read from source on or near line 19828 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "5e02b63eb900ab50252f393790328087";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g25_b25_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_68_inst
Module firebird7_in_gate1_tessent_data_mux_w19_29 {
   // ICL module read from source on or near line 19846 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "47be7a86458cad884c4e51ba0367679c";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g25_b25_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m18 {
   // ICL module read from source on or near line 19864 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "bf96856604131bb4e9888826ba8a9103";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g26_b26_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_27_inst
Module firebird7_in_gate1_tessent_data_mux_w3_28 {
   // ICL module read from source on or near line 19997 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "e8f7dea1409b5c3aeb183acf40749707";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g26_b26_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_67_inst
Module firebird7_in_gate1_tessent_data_mux_w19_28 {
   // ICL module read from source on or near line 20015 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "a3782314cbb6dc3d566b45e5e9425f0c";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g26_b26_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m19 {
   // ICL module read from source on or near line 20033 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "b7a5c34dd75cf33b2eff37a428d8b7c2";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g27_b27_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_26_inst
Module firebird7_in_gate1_tessent_data_mux_w3_27 {
   // ICL module read from source on or near line 20166 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "000eb63e494841c516c864ec097ee882";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g27_b27_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_66_inst
Module firebird7_in_gate1_tessent_data_mux_w19_27 {
   // ICL module read from source on or near line 20184 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "e50cc38158cbcc32245dc7107dbd2538";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g27_b27_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m20 {
   // ICL module read from source on or near line 20202 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "5128df3555eea1f0b04de9687e5168a2";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g28_b28_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_23_inst
Module firebird7_in_gate1_tessent_data_mux_w3_24 {
   // ICL module read from source on or near line 20335 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c98debabf1c89c840c4ed86a8c085298";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g28_b28_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_63_inst
Module firebird7_in_gate1_tessent_data_mux_w19_24 {
   // ICL module read from source on or near line 20353 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "68389b31ce4c6e098db715ae3ee6c534";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g28_b28_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m21 {
   // ICL module read from source on or near line 20371 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "09b76a040ed9d8bc62cf7df2e78dc531";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g29_b29_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_12_inst
Module firebird7_in_gate1_tessent_data_mux_w3_13 {
   // ICL module read from source on or near line 20504 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c1b03cd6ab97d11c30c9c3087a2bc3b8";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g29_b29_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_52_inst
Module firebird7_in_gate1_tessent_data_mux_w19_13 {
   // ICL module read from source on or near line 20522 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "258819411c765c00470235962802f2a6";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g29_b29_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m22 {
   // ICL module read from source on or near line 20540 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "2a8cbc0c1b1344e50f33506fc79a6044";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g2_b2_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_22_inst
Module firebird7_in_gate1_tessent_data_mux_w3_23 {
   // ICL module read from source on or near line 20673 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "204ac595cc8913cc30e7b354f259082e";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g2_b2_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_62_inst
Module firebird7_in_gate1_tessent_data_mux_w19_23 {
   // ICL module read from source on or near line 20691 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "387f9e091ce2a26b4dcc508f047eaf2c";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g2_b2_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m23 {
   // ICL module read from source on or near line 20709 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "f69c05abe32539758c7813ba6b35059b";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g30_b30_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_1_inst
Module firebird7_in_gate1_tessent_data_mux_w3_2 {
   // ICL module read from source on or near line 20842 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "69a3a6fcddd82811e17d44800909427e";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g30_b30_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_41_inst
Module firebird7_in_gate1_tessent_data_mux_w19_2 {
   // ICL module read from source on or near line 20860 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "e67b644ffd8af2c2d843a9b9802e04db";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g30_b30_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m24 {
   // ICL module read from source on or near line 20878 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "984589e8664bf960a77c4f66067a5c3b";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g31_b31_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_0_inst
Module firebird7_in_gate1_tessent_data_mux_w3_1 {
   // ICL module read from source on or near line 21011 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "2a035f8db8436b0d2447e19db9eb1b6e";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g31_b31_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_40_inst
Module firebird7_in_gate1_tessent_data_mux_w19_1 {
   // ICL module read from source on or near line 21029 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "6a314b05f71ec0f31b7f49a4417580ea";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g31_b31_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m25 {
   // ICL module read from source on or near line 21047 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "5a92a5a0bfd956a30d1d8bf8c11d02ad";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g3_b3_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_21_inst
Module firebird7_in_gate1_tessent_data_mux_w3_22 {
   // ICL module read from source on or near line 21180 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "4f549a4b7b4d50b02374ec04a8f5aaf0";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g3_b3_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_61_inst
Module firebird7_in_gate1_tessent_data_mux_w19_22 {
   // ICL module read from source on or near line 21198 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "34c1aaeff4bc21e27bf12fd190c86e60";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g3_b3_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m26 {
   // ICL module read from source on or near line 21216 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "2ed0b06924e65a18dd4563208ae86fbe";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g4_b4_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_20_inst
Module firebird7_in_gate1_tessent_data_mux_w3_21 {
   // ICL module read from source on or near line 21349 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "2cd7f68761165e432e3c33c123713264";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g4_b4_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_60_inst
Module firebird7_in_gate1_tessent_data_mux_w19_21 {
   // ICL module read from source on or near line 21367 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "090e6077e66c5a952340f8726ade00a1";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g4_b4_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m27 {
   // ICL module read from source on or near line 21385 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "197b48b96796dbbc751506e2861b0c4c";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g5_b5_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_19_inst
Module firebird7_in_gate1_tessent_data_mux_w3_20 {
   // ICL module read from source on or near line 21518 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c9375373c2a0fedf95783ab7cdaaec6f";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g5_b5_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_59_inst
Module firebird7_in_gate1_tessent_data_mux_w19_20 {
   // ICL module read from source on or near line 21536 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "b323a9170d42fa47ca6f489d31e12bb8";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g5_b5_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m28 {
   // ICL module read from source on or near line 21554 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "5d885ffd35b11f586190241f3125736d";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g6_b6_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_18_inst
Module firebird7_in_gate1_tessent_data_mux_w3_19 {
   // ICL module read from source on or near line 21687 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "5ffedd2fef46a44933ff9b39246db0a2";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g6_b6_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_58_inst
Module firebird7_in_gate1_tessent_data_mux_w19_19 {
   // ICL module read from source on or near line 21705 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "3f2f1ebcdd8b8d20f3ffe00340036095";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g6_b6_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m29 {
   // ICL module read from source on or near line 21723 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "784bb195742536a2d1284cc46f09c116";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g7_b7_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_17_inst
Module firebird7_in_gate1_tessent_data_mux_w3_18 {
   // ICL module read from source on or near line 21856 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "b875011465f3a888e53aff2cf5c76757";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g7_b7_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_57_inst
Module firebird7_in_gate1_tessent_data_mux_w19_18 {
   // ICL module read from source on or near line 21874 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "4e68e2dc6a9bd11483d1e15c0a38c151";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g7_b7_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m30 {
   // ICL module read from source on or near line 21892 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "5da6baa617f819167b20cd5883681d51";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g8_b8_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_16_inst
Module firebird7_in_gate1_tessent_data_mux_w3_17 {
   // ICL module read from source on or near line 22025 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "e811bfd21273d06d940604ca1edbc243";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g8_b8_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_56_inst
Module firebird7_in_gate1_tessent_data_mux_w19_17 {
   // ICL module read from source on or near line 22043 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "67924681fb19ef76d8d9275e12e377d1";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g8_b8_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m31 {
   // ICL module read from source on or near line 22061 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "411e49e60fb581242c0ca4f74e942b0f";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_d_m_g9_b9_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_15_inst
Module firebird7_in_gate1_tessent_data_mux_w3_16 {
   // ICL module read from source on or near line 22194 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "15747dd1ec7474e688b241abc96bfe64";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g9_b9_db_gen_100_dRam_firebird7_in_gate1_tessent_data_mux_55_inst
Module firebird7_in_gate1_tessent_data_mux_w19_16 {
   // ICL module read from source on or near line 22212 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "d48a70c194ccededde1de05fd9531d96";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_d_m_g9_b9_db_gen_100_dRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m32 {
   // ICL module read from source on or near line 22230 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "a728d1c7c8bc9be9779c6e945375c7c5";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[21:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_firebird7_in_gate1_tessent_mbist_c1_controller_inst
Module firebird7_in_gate1_tessent_mbist_c1_controller {
   // ICL module read from source on or near line 22363 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort MBISTPG_EN;
   DataInPort LV_TM {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MBIST_RA_PRSRV_FUSE_VAL {
      RefEnum OnOff;
   }
   DataInPort MBISTPG_BIRA_EN {
      RefEnum OnOff;
   }
   DataInPort CHECK_REPAIR_NEEDED {
      RefEnum OnOff;
   }
   DataInPort MBISTPG_ASYNC_RESETN {
      RefEnum AsyncResetN;
   }
   DataInPort MBISTPG_DIAG_EN;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP[1:0];
   DataInPort MBISTPG_REDUCED_ADDR_CNT_EN {
      RefEnum OnOff;
   }
   DataInPort MBISTPG_MEM_RST {
      RefEnum OnOff;
   }
   DataInPort MBISTPG_TESTDATA_SELECT {
      RefEnum OnOff;
   }
   DataInPort MBISTPG_MEM_ARRAY_DUMP_MODE {
      RefEnum OnOff;
   }
   DataInPort FL_CNT_MODE[1:0];
   DataInPort MBISTPG_ALGO_MODE[1:0];
   DataOutPort MBISTPG_GO {
      RefEnum PassFail;
   }
   DataOutPort MBISTPG_DONE {
      RefEnum PassFail;
   }
   TCKPort TCK;
   ScanInPort BIST_SI;
   ScanOutPort MBISTPG_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_HOLD;
   ToShiftEnPort BIST_SHIFT_COLLAR {
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort BIST_COLLAR_EN0 {
      Attribute tessent_memory_alias = "m1";
   }
   ScanOutPort MEM0_BIST_COLLAR_SI {
      Source MEM0_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM0_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN1 {
      Attribute tessent_memory_alias = "m2";
   }
   ScanOutPort MEM1_BIST_COLLAR_SI {
      Source MEM1_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM1_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN2 {
      Attribute tessent_memory_alias = "m3";
   }
   ScanOutPort MEM2_BIST_COLLAR_SI {
      Source MEM2_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM2_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN3 {
      Attribute tessent_memory_alias = "m4";
   }
   ScanOutPort MEM3_BIST_COLLAR_SI {
      Source MEM3_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM3_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN4 {
      Attribute tessent_memory_alias = "m5";
   }
   ScanOutPort MEM4_BIST_COLLAR_SI {
      Source MEM4_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM4_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN5 {
      Attribute tessent_memory_alias = "m6";
   }
   ScanOutPort MEM5_BIST_COLLAR_SI {
      Source MEM5_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM5_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN6 {
      Attribute tessent_memory_alias = "m7";
   }
   ScanOutPort MEM6_BIST_COLLAR_SI {
      Source MEM6_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM6_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN7 {
      Attribute tessent_memory_alias = "m8";
   }
   ScanOutPort MEM7_BIST_COLLAR_SI {
      Source MEM7_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM7_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN8 {
      Attribute tessent_memory_alias = "m9";
   }
   ScanOutPort MEM8_BIST_COLLAR_SI {
      Source MEM8_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM8_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN9 {
      Attribute tessent_memory_alias = "m10";
   }
   ScanOutPort MEM9_BIST_COLLAR_SI {
      Source MEM9_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM9_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN10 {
      Attribute tessent_memory_alias = "m11";
   }
   ScanOutPort MEM10_BIST_COLLAR_SI {
      Source MEM10_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM10_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN11 {
      Attribute tessent_memory_alias = "m12";
   }
   ScanOutPort MEM11_BIST_COLLAR_SI {
      Source MEM11_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM11_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN12 {
      Attribute tessent_memory_alias = "m13";
   }
   ScanOutPort MEM12_BIST_COLLAR_SI {
      Source MEM12_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM12_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN13 {
      Attribute tessent_memory_alias = "m14";
   }
   ScanOutPort MEM13_BIST_COLLAR_SI {
      Source MEM13_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM13_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN14 {
      Attribute tessent_memory_alias = "m15";
   }
   ScanOutPort MEM14_BIST_COLLAR_SI {
      Source MEM14_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM14_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN15 {
      Attribute tessent_memory_alias = "m16";
   }
   ScanOutPort MEM15_BIST_COLLAR_SI {
      Source MEM15_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM15_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN16 {
      Attribute tessent_memory_alias = "m17";
   }
   ScanOutPort MEM16_BIST_COLLAR_SI {
      Source MEM16_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM16_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN17 {
      Attribute tessent_memory_alias = "m18";
   }
   ScanOutPort MEM17_BIST_COLLAR_SI {
      Source MEM17_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM17_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN18 {
      Attribute tessent_memory_alias = "m19";
   }
   ScanOutPort MEM18_BIST_COLLAR_SI {
      Source MEM18_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM18_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN19 {
      Attribute tessent_memory_alias = "m20";
   }
   ScanOutPort MEM19_BIST_COLLAR_SI {
      Source MEM19_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM19_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN20 {
      Attribute tessent_memory_alias = "m21";
   }
   ScanOutPort MEM20_BIST_COLLAR_SI {
      Source MEM20_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM20_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN21 {
      Attribute tessent_memory_alias = "m22";
   }
   ScanOutPort MEM21_BIST_COLLAR_SI {
      Source MEM21_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM21_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN22 {
      Attribute tessent_memory_alias = "m23";
   }
   ScanOutPort MEM22_BIST_COLLAR_SI {
      Source MEM22_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM22_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN23 {
      Attribute tessent_memory_alias = "m24";
   }
   ScanOutPort MEM23_BIST_COLLAR_SI {
      Source MEM23_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM23_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN24 {
      Attribute tessent_memory_alias = "m25";
   }
   ScanOutPort MEM24_BIST_COLLAR_SI {
      Source MEM24_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM24_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN25 {
      Attribute tessent_memory_alias = "m26";
   }
   ScanOutPort MEM25_BIST_COLLAR_SI {
      Source MEM25_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM25_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN26 {
      Attribute tessent_memory_alias = "m27";
   }
   ScanOutPort MEM26_BIST_COLLAR_SI {
      Source MEM26_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM26_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN27 {
      Attribute tessent_memory_alias = "m28";
   }
   ScanOutPort MEM27_BIST_COLLAR_SI {
      Source MEM27_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM27_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN28 {
      Attribute tessent_memory_alias = "m29";
   }
   ScanOutPort MEM28_BIST_COLLAR_SI {
      Source MEM28_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM28_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN29 {
      Attribute tessent_memory_alias = "m30";
   }
   ScanOutPort MEM29_BIST_COLLAR_SI {
      Source MEM29_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM29_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN30 {
      Attribute tessent_memory_alias = "m31";
   }
   ScanOutPort MEM30_BIST_COLLAR_SI {
      Source MEM30_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM30_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN31 {
      Attribute tessent_memory_alias = "m32";
   }
   ScanOutPort MEM31_BIST_COLLAR_SI {
      Source MEM31_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM31_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN32 {
      Attribute tessent_memory_alias = "m33";
   }
   ScanOutPort MEM32_BIST_COLLAR_SI {
      Source MEM32_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM32_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN33 {
      Attribute tessent_memory_alias = "m34";
   }
   ScanOutPort MEM33_BIST_COLLAR_SI {
      Source MEM33_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM33_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN34 {
      Attribute tessent_memory_alias = "m35";
   }
   ScanOutPort MEM34_BIST_COLLAR_SI {
      Source MEM34_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM34_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN35 {
      Attribute tessent_memory_alias = "m36";
   }
   ScanOutPort MEM35_BIST_COLLAR_SI {
      Source MEM35_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM35_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN36 {
      Attribute tessent_memory_alias = "m37";
   }
   ScanOutPort MEM36_BIST_COLLAR_SI {
      Source MEM36_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM36_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN37 {
      Attribute tessent_memory_alias = "m38";
   }
   ScanOutPort MEM37_BIST_COLLAR_SI {
      Source MEM37_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM37_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN38 {
      Attribute tessent_memory_alias = "m39";
   }
   ScanOutPort MEM38_BIST_COLLAR_SI {
      Source MEM38_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM38_BIST_COLLAR_SO;
   DataOutPort BIST_COLLAR_EN39 {
      Attribute tessent_memory_alias = "m40";
   }
   ScanOutPort MEM39_BIST_COLLAR_SI {
      Source MEM39_BIST_COLLAR_SI_INT;
   }
   ScanInPort MEM39_BIST_COLLAR_SO;
   ScanInterface Client {
      Port BIST_SI;
      Port MBISTPG_SO;
      Port BIST_HOLD;
   }
   ScanInterface MEM0_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM0_BIST_COLLAR_SI;
      Port MEM0_BIST_COLLAR_SO;
   }
   ScanInterface MEM1_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM1_BIST_COLLAR_SI;
      Port MEM1_BIST_COLLAR_SO;
   }
   ScanInterface MEM2_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM2_BIST_COLLAR_SI;
      Port MEM2_BIST_COLLAR_SO;
   }
   ScanInterface MEM3_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM3_BIST_COLLAR_SI;
      Port MEM3_BIST_COLLAR_SO;
   }
   ScanInterface MEM4_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM4_BIST_COLLAR_SI;
      Port MEM4_BIST_COLLAR_SO;
   }
   ScanInterface MEM5_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM5_BIST_COLLAR_SI;
      Port MEM5_BIST_COLLAR_SO;
   }
   ScanInterface MEM6_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM6_BIST_COLLAR_SI;
      Port MEM6_BIST_COLLAR_SO;
   }
   ScanInterface MEM7_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM7_BIST_COLLAR_SI;
      Port MEM7_BIST_COLLAR_SO;
   }
   ScanInterface MEM8_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM8_BIST_COLLAR_SI;
      Port MEM8_BIST_COLLAR_SO;
   }
   ScanInterface MEM9_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM9_BIST_COLLAR_SI;
      Port MEM9_BIST_COLLAR_SO;
   }
   ScanInterface MEM10_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM10_BIST_COLLAR_SI;
      Port MEM10_BIST_COLLAR_SO;
   }
   ScanInterface MEM11_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM11_BIST_COLLAR_SI;
      Port MEM11_BIST_COLLAR_SO;
   }
   ScanInterface MEM12_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM12_BIST_COLLAR_SI;
      Port MEM12_BIST_COLLAR_SO;
   }
   ScanInterface MEM13_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM13_BIST_COLLAR_SI;
      Port MEM13_BIST_COLLAR_SO;
   }
   ScanInterface MEM14_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM14_BIST_COLLAR_SI;
      Port MEM14_BIST_COLLAR_SO;
   }
   ScanInterface MEM15_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM15_BIST_COLLAR_SI;
      Port MEM15_BIST_COLLAR_SO;
   }
   ScanInterface MEM16_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM16_BIST_COLLAR_SI;
      Port MEM16_BIST_COLLAR_SO;
   }
   ScanInterface MEM17_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM17_BIST_COLLAR_SI;
      Port MEM17_BIST_COLLAR_SO;
   }
   ScanInterface MEM18_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM18_BIST_COLLAR_SI;
      Port MEM18_BIST_COLLAR_SO;
   }
   ScanInterface MEM19_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM19_BIST_COLLAR_SI;
      Port MEM19_BIST_COLLAR_SO;
   }
   ScanInterface MEM20_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM20_BIST_COLLAR_SI;
      Port MEM20_BIST_COLLAR_SO;
   }
   ScanInterface MEM21_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM21_BIST_COLLAR_SI;
      Port MEM21_BIST_COLLAR_SO;
   }
   ScanInterface MEM22_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM22_BIST_COLLAR_SI;
      Port MEM22_BIST_COLLAR_SO;
   }
   ScanInterface MEM23_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM23_BIST_COLLAR_SI;
      Port MEM23_BIST_COLLAR_SO;
   }
   ScanInterface MEM24_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM24_BIST_COLLAR_SI;
      Port MEM24_BIST_COLLAR_SO;
   }
   ScanInterface MEM25_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM25_BIST_COLLAR_SI;
      Port MEM25_BIST_COLLAR_SO;
   }
   ScanInterface MEM26_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM26_BIST_COLLAR_SI;
      Port MEM26_BIST_COLLAR_SO;
   }
   ScanInterface MEM27_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM27_BIST_COLLAR_SI;
      Port MEM27_BIST_COLLAR_SO;
   }
   ScanInterface MEM28_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM28_BIST_COLLAR_SI;
      Port MEM28_BIST_COLLAR_SO;
   }
   ScanInterface MEM29_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM29_BIST_COLLAR_SI;
      Port MEM29_BIST_COLLAR_SO;
   }
   ScanInterface MEM30_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM30_BIST_COLLAR_SI;
      Port MEM30_BIST_COLLAR_SO;
   }
   ScanInterface MEM31_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM31_BIST_COLLAR_SI;
      Port MEM31_BIST_COLLAR_SO;
   }
   ScanInterface MEM32_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM32_BIST_COLLAR_SI;
      Port MEM32_BIST_COLLAR_SO;
   }
   ScanInterface MEM33_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM33_BIST_COLLAR_SI;
      Port MEM33_BIST_COLLAR_SO;
   }
   ScanInterface MEM34_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM34_BIST_COLLAR_SI;
      Port MEM34_BIST_COLLAR_SO;
   }
   ScanInterface MEM35_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM35_BIST_COLLAR_SI;
      Port MEM35_BIST_COLLAR_SO;
   }
   ScanInterface MEM36_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM36_BIST_COLLAR_SI;
      Port MEM36_BIST_COLLAR_SO;
   }
   ScanInterface MEM37_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM37_BIST_COLLAR_SI;
      Port MEM37_BIST_COLLAR_SO;
   }
   ScanInterface MEM38_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM38_BIST_COLLAR_SI;
      Port MEM38_BIST_COLLAR_SO;
   }
   ScanInterface MEM39_INTERFACE {
      Port BIST_SHIFT_COLLAR;
      Port MEM39_BIST_COLLAR_SI;
      Port MEM39_BIST_COLLAR_SO;
   }
   Attribute tessent_instrument_container = "firebird7_in_gate1_mbist";
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "controller";
   Attribute tessent_signature = "3c6e3878070c26573e281e58b1ccc125";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Alias SETUP_MODE[2:0] = BIST_SETUP2, BIST_SETUP[1:0] {
      RefEnum SetupModes;
   }
   Alias RUN_MODE[2:0] = BIST_SETUP2, BIST_SETUP[1:0] {
      RefEnum RunModes;
   }
   Alias INST_POINTER_REG[4:0] = INST_POINTER_REG_HW[4:0] {
   }
   Alias A_ADD_REG_Y[2:0] = A_ADD_REG_Y_HW[2:0] {
   }
   Alias A_ADD_REG_X[7:0] = A_ADD_REG_X_HW[7:0] {
   }
   Alias B_ADD_REG_Y[2:0] = B_ADD_REG_Y_HW[2:0] {
   }
   Alias B_ADD_REG_X[7:0] = B_ADD_REG_X_HW[7:0] {
   }
   Alias JCNT[2:0] = JCNT_HW[2:0] {
   }
   Alias DELAYCOUNTER_CNT[7:0] = DELAYCOUNTER_CNT_HW[7:0] {
   }
   Alias DELAYCOUNTER_REG[7:0] = DELAYCOUNTER_REG_HW[7:0] {
   }
   Alias WDATA_REG[3:0] = WDATA_REG_HW[3:0] {
   }
   Alias EDATA_REG[3:0] = EDATA_REG_HW[3:0] {
   }
   Alias REPEATLOOP_A_CNTR_REG[1:0] = REPEATLOOP_A_CNTR_REG_HW[1:0] {
   }
   Alias REPEATLOOP_B_CNTR_REG[1:0] = REPEATLOOP_B_CNTR_REG_HW[1:0] {
   }
   Alias MEM39_BIST_COLLAR_SI_INT = MEM39_GOID_SI_MUX {
   }
   Alias MEM38_BIST_COLLAR_SI_INT = MEM38_GOID_SI_MUX {
   }
   Alias MEM37_BIST_COLLAR_SI_INT = MEM37_GOID_SI_MUX {
   }
   Alias MEM36_BIST_COLLAR_SI_INT = MEM36_GOID_SI_MUX {
   }
   Alias MEM35_BIST_COLLAR_SI_INT = MEM35_GOID_SI_MUX {
   }
   Alias MEM34_BIST_COLLAR_SI_INT = MEM34_GOID_SI_MUX {
   }
   Alias MEM33_BIST_COLLAR_SI_INT = MEM33_GOID_SI_MUX {
   }
   Alias MEM32_BIST_COLLAR_SI_INT = MEM32_GOID_SI_MUX {
   }
   Alias MEM31_BIST_COLLAR_SI_INT = MEM31_GOID_SI_MUX {
   }
   Alias MEM30_BIST_COLLAR_SI_INT = MEM30_GOID_SI_MUX {
   }
   Alias MEM29_BIST_COLLAR_SI_INT = MEM29_GOID_SI_MUX {
   }
   Alias MEM28_BIST_COLLAR_SI_INT = MEM28_GOID_SI_MUX {
   }
   Alias MEM27_BIST_COLLAR_SI_INT = MEM27_GOID_SI_MUX {
   }
   Alias MEM26_BIST_COLLAR_SI_INT = MEM26_GOID_SI_MUX {
   }
   Alias MEM25_BIST_COLLAR_SI_INT = MEM25_GOID_SI_MUX {
   }
   Alias MEM24_BIST_COLLAR_SI_INT = MEM24_GOID_SI_MUX {
   }
   Alias MEM23_BIST_COLLAR_SI_INT = MEM23_GOID_SI_MUX {
   }
   Alias MEM22_BIST_COLLAR_SI_INT = MEM22_GOID_SI_MUX {
   }
   Alias MEM21_BIST_COLLAR_SI_INT = MEM21_GOID_SI_MUX {
   }
   Alias MEM20_BIST_COLLAR_SI_INT = MEM20_GOID_SI_MUX {
   }
   Alias MEM19_BIST_COLLAR_SI_INT = MEM19_GOID_SI_MUX {
   }
   Alias MEM18_BIST_COLLAR_SI_INT = MEM18_GOID_SI_MUX {
   }
   Alias MEM17_BIST_COLLAR_SI_INT = MEM17_GOID_SI_MUX {
   }
   Alias MEM16_BIST_COLLAR_SI_INT = MEM16_GOID_SI_MUX {
   }
   Alias MEM15_BIST_COLLAR_SI_INT = MEM15_GOID_SI_MUX {
   }
   Alias MEM14_BIST_COLLAR_SI_INT = MEM14_GOID_SI_MUX {
   }
   Alias MEM13_BIST_COLLAR_SI_INT = MEM13_GOID_SI_MUX {
   }
   Alias MEM12_BIST_COLLAR_SI_INT = MEM12_GOID_SI_MUX {
   }
   Alias MEM11_BIST_COLLAR_SI_INT = MEM11_GOID_SI_MUX {
   }
   Alias MEM10_BIST_COLLAR_SI_INT = MEM10_GOID_SI_MUX {
   }
   Alias MEM9_BIST_COLLAR_SI_INT = MEM9_GOID_SI_MUX {
   }
   Alias MEM8_BIST_COLLAR_SI_INT = MEM8_GOID_SI_MUX {
   }
   Alias MEM7_BIST_COLLAR_SI_INT = MEM7_GOID_SI_MUX {
   }
   Alias MEM6_BIST_COLLAR_SI_INT = MEM6_GOID_SI_MUX {
   }
   Alias MEM5_BIST_COLLAR_SI_INT = MEM5_GOID_SI_MUX {
   }
   Alias MEM4_BIST_COLLAR_SI_INT = MEM4_GOID_SI_MUX {
   }
   Alias MEM3_BIST_COLLAR_SI_INT = MEM3_GOID_SI_MUX {
   }
   Alias MEM2_BIST_COLLAR_SI_INT = MEM2_GOID_SI_MUX {
   }
   Alias MEM1_BIST_COLLAR_SI_INT = MEM1_GOID_SI_MUX {
   }
   Alias MEM0_BIST_COLLAR_SI_INT = MEM0_GOID_SI_MUX {
   }
   Alias STOP_ERROR_CNT_REG[15:0] = STOP_ERROR_CNT_REG_HW[15:0] {
   }
   Alias MEM_SELECT_REG[39:0] = MEM_SELECT_REG39, MEM_SELECT_REG38, 
       MEM_SELECT_REG37, MEM_SELECT_REG36, MEM_SELECT_REG35, MEM_SELECT_REG34, 
       MEM_SELECT_REG33, MEM_SELECT_REG32, MEM_SELECT_REG31, MEM_SELECT_REG30, 
       MEM_SELECT_REG29, MEM_SELECT_REG28, MEM_SELECT_REG27, MEM_SELECT_REG26, 
       MEM_SELECT_REG25, MEM_SELECT_REG24, MEM_SELECT_REG23, MEM_SELECT_REG22, 
       MEM_SELECT_REG21, MEM_SELECT_REG20, MEM_SELECT_REG19, MEM_SELECT_REG18, 
       MEM_SELECT_REG17, MEM_SELECT_REG16, MEM_SELECT_REG15, MEM_SELECT_REG14, 
       MEM_SELECT_REG13, MEM_SELECT_REG12, MEM_SELECT_REG11, MEM_SELECT_REG10, 
       MEM_SELECT_REG9, MEM_SELECT_REG8, MEM_SELECT_REG7, MEM_SELECT_REG6, 
       MEM_SELECT_REG5, MEM_SELECT_REG4, MEM_SELECT_REG3, MEM_SELECT_REG2, 
       MEM_SELECT_REG1, MEM_SELECT_REG0 {
   }
   Alias GO_ID_CHAIN = GO_ID_CHAIN_STEP0 {
   }
   Alias BIST_SO_INT = BIST_SO_Pipeline {
   }
   Enum PassFail {
      Pass = 1'b1;
      Fail = 1'b0;
      Ignore = 1'bx;
   }
   Enum AsyncResetN {
      On = 1'b0;
      Off = 1'b1;
   }
   Enum SetupModes {
      Short = 3'b000;
      Long = 3'b001;
      Bira = 3'b100;
   }
   Enum OnOff {
      On = 1'b1;
      Off = 1'b0;
   }
   Enum RunModes {
      HWDefault = 3'b010;
      RunTimeProg = 3'b011;
      Idle = 3'bx0x;
      Off = 3'bxxx;
   }
   ScanRegister BIST_SI_Pipeline {
      ScanInSource BIST_SI;
      ResetValue 1'b0;
   }
   ScanRegister DIAG_EN_REG[0:0] {
      ScanInSource BIST_SI_Pipeline;
   }
   ScanRegister BIRA_EN_REG[0:0] {
      ScanInSource DIAG_EN_REG[0];
   }
   ScanRegister PRIORITY_COLUMN_REG[0:0] {
      ScanInSource BIRA_EN_REG[0];
   }
   ScanRegister CMP_EN_MASK_EN[0:0] {
      ScanInSource PRIORITY_COLUMN_REG[0];
   }
   ScanRegister CMP_EN_PARITY[0:0] {
      ScanInSource CMP_EN_MASK_EN[0];
      CaptureSource 1'bx;
   }
   ScanRegister MEM_SELECT_REG0[0:0] {
      ScanInSource CMP_EN_PARITY[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG1[0:0] {
      ScanInSource MEM_SELECT_REG0[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG2[0:0] {
      ScanInSource MEM_SELECT_REG1[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG3[0:0] {
      ScanInSource MEM_SELECT_REG2[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG4[0:0] {
      ScanInSource MEM_SELECT_REG3[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG5[0:0] {
      ScanInSource MEM_SELECT_REG4[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG6[0:0] {
      ScanInSource MEM_SELECT_REG5[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG7[0:0] {
      ScanInSource MEM_SELECT_REG6[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG8[0:0] {
      ScanInSource MEM_SELECT_REG7[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG9[0:0] {
      ScanInSource MEM_SELECT_REG8[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG10[0:0] {
      ScanInSource MEM_SELECT_REG9[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG11[0:0] {
      ScanInSource MEM_SELECT_REG10[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG12[0:0] {
      ScanInSource MEM_SELECT_REG11[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG13[0:0] {
      ScanInSource MEM_SELECT_REG12[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG14[0:0] {
      ScanInSource MEM_SELECT_REG13[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG15[0:0] {
      ScanInSource MEM_SELECT_REG14[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG16[0:0] {
      ScanInSource MEM_SELECT_REG15[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG17[0:0] {
      ScanInSource MEM_SELECT_REG16[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG18[0:0] {
      ScanInSource MEM_SELECT_REG17[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG19[0:0] {
      ScanInSource MEM_SELECT_REG18[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG20[0:0] {
      ScanInSource MEM_SELECT_REG19[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG21[0:0] {
      ScanInSource MEM_SELECT_REG20[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG22[0:0] {
      ScanInSource MEM_SELECT_REG21[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG23[0:0] {
      ScanInSource MEM_SELECT_REG22[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG24[0:0] {
      ScanInSource MEM_SELECT_REG23[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG25[0:0] {
      ScanInSource MEM_SELECT_REG24[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG26[0:0] {
      ScanInSource MEM_SELECT_REG25[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG27[0:0] {
      ScanInSource MEM_SELECT_REG26[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG28[0:0] {
      ScanInSource MEM_SELECT_REG27[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG29[0:0] {
      ScanInSource MEM_SELECT_REG28[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG30[0:0] {
      ScanInSource MEM_SELECT_REG29[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG31[0:0] {
      ScanInSource MEM_SELECT_REG30[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG32[0:0] {
      ScanInSource MEM_SELECT_REG31[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG33[0:0] {
      ScanInSource MEM_SELECT_REG32[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG34[0:0] {
      ScanInSource MEM_SELECT_REG33[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG35[0:0] {
      ScanInSource MEM_SELECT_REG34[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG36[0:0] {
      ScanInSource MEM_SELECT_REG35[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG37[0:0] {
      ScanInSource MEM_SELECT_REG36[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG38[0:0] {
      ScanInSource MEM_SELECT_REG37[0];
      ResetValue 1'd1;
   }
   ScanRegister MEM_SELECT_REG39[0:0] {
      ScanInSource MEM_SELECT_REG38[0];
      ResetValue 1'd1;
   }
   ScanRegister REDUCED_ADDR_CNT_EN_REG[0:0] {
      ScanInSource MEM_SELECT_REG39[0];
      RefEnum OnOff;
   }
   ScanRegister ALGO_SEL_REG[0:0] {
      ScanInSource REDUCED_ADDR_CNT_EN_REG[0];
   }
   ScanRegister ALGO_SEL_CNT_REG[0:0] {
      ScanInSource ALGO_SEL_REG[0];
      RefEnum OnOff;
   }
   ScanRegister SELECT_COMMON_OPSET_REG[0:0] {
      ScanInSource ALGO_SEL_CNT_REG[0];
      RefEnum OnOff;
   }
   ScanRegister SELECT_COMMON_DATA_PAT_REG[0:0] {
      ScanInSource SELECT_COMMON_OPSET_REG[0];
      RefEnum OnOff;
   }
   ScanRegister MICROCODE_EN_REG[0:0] {
      ScanInSource SELECT_COMMON_DATA_PAT_REG[0];
   }
   ScanRegister MEM_ARRAY_DUMP_MODE_R[0:0] {
      ScanInSource MICROCODE_EN_REG[0];
   }
   ScanRegister INST_POINTER_REG_HW[0:4] {
      ScanInSource MEM_ARRAY_DUMP_MODE_R[0];
   }
   ScanRegister A_ADD_REG_Y_HW[0:2] {
      ScanInSource INST_POINTER_REG_HW[4];
   }
   ScanRegister A_ADD_REG_X_HW[0:7] {
      ScanInSource A_ADD_REG_Y_HW[2];
   }
   ScanRegister B_ADD_REG_Y_HW[0:2] {
      ScanInSource A_ADD_REG_X_HW[7];
   }
   ScanRegister B_ADD_REG_X_HW[0:7] {
      ScanInSource B_ADD_REG_Y_HW[2];
   }
   ScanRegister JCNT_HW[0:2] {
      ScanInSource B_ADD_REG_X_HW[7];
   }
   ScanRegister OPSET_SELECT_REG[0:0] {
      ScanInSource JCNT_HW[2];
   }
   ScanRegister DELAYCOUNTER_CNT_HW[0:7] {
      ScanInSource OPSET_SELECT_REG[0];
   }
   ScanRegister DELAYCOUNTER_REG_HW[0:7] {
      ScanInSource DELAYCOUNTER_CNT_HW[7];
   }
   ScanRegister WDATA_REG_HW[0:3] {
      ScanInSource DELAYCOUNTER_REG_HW[7];
   }
   ScanRegister EDATA_REG_HW[0:3] {
      ScanInSource WDATA_REG_HW[3];
   }
   ScanRegister X_ADDR_BIT_SEL_REG[0:0] {
      ScanInSource EDATA_REG_HW[3];
   }
   ScanRegister Y_ADDR_BIT_SEL_REG[0:0] {
      ScanInSource X_ADDR_BIT_SEL_REG[0];
   }
   ScanRegister REPEATLOOP_A_CNTR_REG_HW[0:1] {
      ScanInSource Y_ADDR_BIT_SEL_REG[0];
   }
   ScanRegister REPEATLOOP_B_CNTR_REG_HW[0:1] {
      ScanInSource REPEATLOOP_A_CNTR_REG_HW[1];
   }
   ScanRegister PRESERVE_BIRA_FUSE_REG[0:0] {
      ScanInSource MEM0_BIST_COLLAR_SO;
   }
   ScanRegister STOP_ON_ERROR_REG[0:0] {
      ScanInSource PRESERVE_BIRA_FUSE_REG[0];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource STOP_ON_ERROR_REG[0];
   }
   ScanRegister STOP_ERROR_CNT_REG_HW[0:15] {
      ScanInSource FREEZE_STOP_ERROR_REG[0];
   }
   ScanRegister BIST_SO_Pipeline {
      ScanInSource BIST_SO_OUT;
      ResetValue 1'b0;
   }
   ScanMux MEM39_TO_COLLAR_SI_MUX SelectedBy BIRA_SETUP {
      1'b0 : REPEATLOOP_B_CNTR_REG_HW[1];
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM39_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM39_TO_COLLAR_SI_MUX;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM38_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM39_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM37_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM38_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM36_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM37_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM35_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM36_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM34_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM35_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM33_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM34_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM32_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM33_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM31_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM32_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM30_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM31_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM29_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM30_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM28_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM29_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM27_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM28_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM26_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM27_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM25_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM26_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM24_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM25_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM23_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM24_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM22_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM23_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM21_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM22_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM20_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM21_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM19_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM20_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM18_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM19_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM17_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM18_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM16_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM17_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM15_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM16_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM14_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM15_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM13_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM14_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM12_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM13_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM11_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM12_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM10_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM11_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM9_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM10_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM8_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM9_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM7_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM8_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM6_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM7_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM5_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM6_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM4_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM5_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM3_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM4_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM2_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM3_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM1_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM2_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux MEM0_GOID_SI_MUX SelectedBy GOID_SETUP {
      1'b0 : MEM1_BIST_COLLAR_SO;
      1'b1 : BIST_SI_Pipeline;
   }
   ScanMux CONTROLLER_SETUP_CHAIN SelectedBy MBISTPG_EN, SETUP_MODE[2:0] {
      1'b1, 3'b00x : STOP_ERROR_CNT_REG_HW[15];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : CONTROLLER_SETUP_CHAIN;
      1'b1 : MEM0_BIST_COLLAR_SO;
   }
   ScanMux GO_ID_CHAIN_STEP0 SelectedBy MEM_SELECT_REG[39:0] {
      40'b0000000000000000000000000000000000000001 : MEM0_BIST_COLLAR_SO;
      40'b0000000000000000000000000000000000000010 : MEM1_BIST_COLLAR_SO;
      40'b0000000000000000000000000000000000000100 : MEM2_BIST_COLLAR_SO;
      40'b0000000000000000000000000000000000001000 : MEM3_BIST_COLLAR_SO;
      40'b0000000000000000000000000000000000010000 : MEM4_BIST_COLLAR_SO;
      40'b0000000000000000000000000000000000100000 : MEM5_BIST_COLLAR_SO;
      40'b0000000000000000000000000000000001000000 : MEM6_BIST_COLLAR_SO;
      40'b0000000000000000000000000000000010000000 : MEM7_BIST_COLLAR_SO;
      40'b0000000000000000000000000000000100000000 : MEM8_BIST_COLLAR_SO;
      40'b0000000000000000000000000000001000000000 : MEM9_BIST_COLLAR_SO;
      40'b0000000000000000000000000000010000000000 : MEM10_BIST_COLLAR_SO;
      40'b0000000000000000000000000000100000000000 : MEM11_BIST_COLLAR_SO;
      40'b0000000000000000000000000001000000000000 : MEM12_BIST_COLLAR_SO;
      40'b0000000000000000000000000010000000000000 : MEM13_BIST_COLLAR_SO;
      40'b0000000000000000000000000100000000000000 : MEM14_BIST_COLLAR_SO;
      40'b0000000000000000000000001000000000000000 : MEM15_BIST_COLLAR_SO;
      40'b0000000000000000000000010000000000000000 : MEM16_BIST_COLLAR_SO;
      40'b0000000000000000000000100000000000000000 : MEM17_BIST_COLLAR_SO;
      40'b0000000000000000000001000000000000000000 : MEM18_BIST_COLLAR_SO;
      40'b0000000000000000000010000000000000000000 : MEM19_BIST_COLLAR_SO;
      40'b0000000000000000000100000000000000000000 : MEM20_BIST_COLLAR_SO;
      40'b0000000000000000001000000000000000000000 : MEM21_BIST_COLLAR_SO;
      40'b0000000000000000010000000000000000000000 : MEM22_BIST_COLLAR_SO;
      40'b0000000000000000100000000000000000000000 : MEM23_BIST_COLLAR_SO;
      40'b0000000000000001000000000000000000000000 : MEM24_BIST_COLLAR_SO;
      40'b0000000000000010000000000000000000000000 : MEM25_BIST_COLLAR_SO;
      40'b0000000000000100000000000000000000000000 : MEM26_BIST_COLLAR_SO;
      40'b0000000000001000000000000000000000000000 : MEM27_BIST_COLLAR_SO;
      40'b0000000000010000000000000000000000000000 : MEM28_BIST_COLLAR_SO;
      40'b0000000000100000000000000000000000000000 : MEM29_BIST_COLLAR_SO;
      40'b0000000001000000000000000000000000000000 : MEM30_BIST_COLLAR_SO;
      40'b0000000010000000000000000000000000000000 : MEM31_BIST_COLLAR_SO;
      40'b0000000100000000000000000000000000000000 : MEM32_BIST_COLLAR_SO;
      40'b0000001000000000000000000000000000000000 : MEM33_BIST_COLLAR_SO;
      40'b0000010000000000000000000000000000000000 : MEM34_BIST_COLLAR_SO;
      40'b0000100000000000000000000000000000000000 : MEM35_BIST_COLLAR_SO;
      40'b0001000000000000000000000000000000000000 : MEM36_BIST_COLLAR_SO;
      40'b0010000000000000000000000000000000000000 : MEM37_BIST_COLLAR_SO;
      40'b0100000000000000000000000000000000000000 : MEM38_BIST_COLLAR_SO;
      40'b1000000000000000000000000000000000000000 : MEM39_BIST_COLLAR_SO;
   }
   ScanMux FUNC_DEBUG_MUX SelectedBy GOID_SETUP {
      1'b1 : GO_ID_CHAIN;
      1'b0 : BIRA_SETUP_MUX;
   }
   ScanMux BIST_SO_OUT SelectedBy LV_TM, MBISTPG_ASYNC_RESETN {
      2'b01 : FUNC_DEBUG_MUX;
   }
   LogicSignal BIRA_SETUP {
      MBISTPG_EN, SETUP_MODE[2:0] == 1'b1, 3'b100;
   }
   LogicSignal LONG_SETUP {
      MBISTPG_EN, SETUP_MODE[2:0] == 1'b1, 3'b001;
   }
   LogicSignal SHORT_SETUP {
      MBISTPG_EN, SETUP_MODE[2:0] == 1'b1, 3'b000;
   }
   LogicSignal GOID_SETUP {
      MBISTPG_EN, SETUP_MODE[2:0] == 1'b1, 3'b101;
   }
}

// instanced as firebird7_in.ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst
Module firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr {
   // ICL module read from source on or near line 23567 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataOutPort hdspsr_pwr_mgmt_ovrd_en {
      Source tdr[3];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_fastsleep_override {
      Source tdr[2];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_deepsleep_override {
      Source tdr[1];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_async_rst_override {
      Source tdr[0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "96e4d4c2d17173a9506b6b84bb56e3d6";
   ScanRegister tdr[3:0] {
      ScanInSource ijtag_si;
      CaptureSource tdr[3:0];
      DefaultLoadValue 4'b0000;
      ResetValue 4'b0000;
   }
}

// instanced as firebird7_in.ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst
Module firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr {
   // ICL module read from source on or near line 23616 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ResetPort ijtag_reset {
      ActivePolarity 0;
   }
   SelectPort ijtag_sel;
   ScanInPort ijtag_si;
   CaptureEnPort ijtag_ce;
   ShiftEnPort ijtag_se;
   UpdateEnPort ijtag_ue;
   TCKPort ijtag_tck;
   ScanOutPort ijtag_so {
      Source tdr[0];
   }
   DataOutPort hdspsr_trim_ovrd_en {
      Source tdr[19];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_wa_override2 {
      Source tdr[18];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_wa_override1 {
      Source tdr[17];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_wa_override0 {
      Source tdr[16];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_ra_override1 {
      Source tdr[15];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_ra_override0 {
      Source tdr[14];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_wmce_override1 {
      Source tdr[13];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_wmce_override0 {
      Source tdr[12];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_wpulse_override1 {
      Source tdr[11];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_wpulse_override0 {
      Source tdr[10];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_mce_override {
      Source tdr[9];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_shutoff_override {
      Source tdr[8];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_wa_disable_override {
      Source tdr[7];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_stbyp_override {
      Source tdr[6];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_rmce_override3 {
      Source tdr[5];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_rmce_override2 {
      Source tdr[4];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_rmce_override1 {
      Source tdr[3];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_rmce_override0 {
      Source tdr[2];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_sbc_override1 {
      Source tdr[1];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort hdspsr_sbc_override0 {
      Source tdr[0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   ScanInterface client {
      Port ijtag_si;
      Port ijtag_so;
      Port ijtag_sel;
   }
   Attribute keep_active_during_scan_test = "true";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_instrument_subtype = "tessent_tdr";
   Attribute tessent_signature = "46fa45a593c463b9e506cea85ff23ee0";
   ScanRegister tdr[19:0] {
      ScanInSource ijtag_si;
      CaptureSource tdr[19:0];
      DefaultLoadValue 20'b00000000000000000000;
      ResetValue 20'b00000000000000000000;
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram0_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_35_inst
Module firebird7_in_gate1_tessent_data_mux_w3_36 {
   // ICL module read from source on or near line 23729 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "9c6fe5623aa734b44f0b7db3a361beb0";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram0_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_75_inst
Module firebird7_in_gate1_tessent_data_mux_w19_36 {
   // ICL module read from source on or near line 23747 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c74214680880ae1035bfe87a673b112e";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i
// instanced as firebird7_in.ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i
// instanced as firebird7_in.ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i
// instanced as firebird7_in.ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i
Module ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper {
   // ICL module read from source on or near line 23768 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_source";
      Attribute tessent_memory_bist_function = "address";
   }
   ClockPort clk;
   DataInPort row_repair_in[25:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   DataInPort col_repair_in[12:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_memory_module = "without_internal_scan_logic";
}

// instanced as firebird7_in.ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_bisr_inst
Module 
    firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper 
    {
   // ICL module read from source on or near line 23791 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   CaptureEnPort CLK {
      Attribute function_modifier = "CaptureShiftClock";
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort RSTB {
      DefaultLoadValue 1'b1;
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_no_input_constraints = "on";
   }
   DataInPort MSEL {
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_no_input_constraints = "on";
   }
   ScanInPort SI {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   ScanOutPort SO {
      Source ShiftReg[0];
      Attribute launch_edge = "falling";
   }
   ShiftEnPort SE {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort Q[25:0] {
      Source ShiftReg[25:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort D[25:0] {
      Attribute connection_rule_option = "allowed_tied";
   }
   ScanInterface bisr {
      Attribute tessent_chain_type = "bisr";
      Attribute tessent_chain_length = 26;
      Port SI;
      Port SO;
      Port SE;
      Port CLK;
   }
   Attribute tessent_bisr_register_length = 26;
   Attribute tessent_instrument_type = "mentor::memory_bisr";
   Attribute tessent_instrument_container = "firebird7_in_gate1_mbisr";
   Attribute tessent_repair_word_size = "9";
   Attribute tessent_instrument_subtype = "repair_register";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_signature = "263ff2f7676bd4c597aad7504f799c7e";
   Attribute tessent_ignore_during_icl_verification = "on";
   Alias RowSegment_ALL_SE0_RepairEnable = ShiftReg[0] {
   }
   Alias RowSegment_ALL_SE0_Fuse[7:0] = ShiftReg[8], ShiftReg[7], ShiftReg[6], 
       ShiftReg[5], ShiftReg[4], ShiftReg[3], ShiftReg[2], ShiftReg[1] {
   }
   Alias RowSegment_ALL_SE1_RepairEnable = ShiftReg[9] {
   }
   Alias RowSegment_ALL_SE1_Fuse[7:0] = ShiftReg[17], ShiftReg[16], ShiftReg[15],
   ShiftReg[14], ShiftReg[13], ShiftReg[12], ShiftReg[11], ShiftReg[10] {
   }
   Alias ColumnSegment_All_SE0_RepairEnable = ShiftReg[18] {
   }
   Alias ColumnSegment_All_SE0_FuseMap[6:0] = ShiftReg[25], ShiftReg[24], 
       ShiftReg[23], ShiftReg[22], ShiftReg[21], ShiftReg[20], ShiftReg[19] {
   }
   Enum ScanRegisterSymbols {
      allocation_bits_on = 26'bxxxxxxx1xxxxxxxx1xxxxxxxx1;
      allocation_bits_off = 26'bxxxxxxx0xxxxxxxx0xxxxxxxx0;
      leading_one = 26'b00000000000000000000000001;
      all_zero = 26'b00000000000000000000000000;
      all_one = 26'b11111111111111111111111111;
      all_x = 26'bxxxxxxxxxxxxxxxxxxxxxxxxxx;
      checkerboard = 26'b10101010101010101010101010;
      inverse_checkerboard = 26'b01010101010101010101010101;
   }
   ScanRegister ShiftReg[25:0] {
      ScanInSource RSTB_MUX;
      CaptureSource D[25:0];
      DefaultLoadValue all_zero;
      RefEnum ScanRegisterSymbols;
   }
   ScanMux RSTB_MUX SelectedBy RSTB {
      1'b1 : SI;
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram0_gen_100_pRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m33 {
   // ICL module read from source on or near line 23877 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[7:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[7:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[7:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[7:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[7:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[7:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[6:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "5cc8b5aed4e41aec5099830d0b1d8266";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[71:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:6] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:7] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[7];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:7] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[7];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram1_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_34_inst
Module firebird7_in_gate1_tessent_data_mux_w3_35 {
   // ICL module read from source on or near line 24010 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "55baa58acd228afe2238f77460d3ba49";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram1_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_74_inst
Module firebird7_in_gate1_tessent_data_mux_w19_35 {
   // ICL module read from source on or near line 24028 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "1244e166f6a95223c26d7b9a21a0e818";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram1_gen_100_pRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m34 {
   // ICL module read from source on or near line 24046 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[7:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[7:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[7:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[7:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[7:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[7:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[6:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "b405d2e6dcf230bf84421e25c68f8ca6";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[71:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:6] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:7] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[7];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:7] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[7];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram2_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_33_inst
Module firebird7_in_gate1_tessent_data_mux_w3_34 {
   // ICL module read from source on or near line 24179 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "88e7d3929f29efe8d902deebfd8cc49a";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram2_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_73_inst
Module firebird7_in_gate1_tessent_data_mux_w19_34 {
   // ICL module read from source on or near line 24197 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "c25168db0ab9c8d65704a64ca622ec28";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram2_gen_100_pRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m35 {
   // ICL module read from source on or near line 24215 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[7:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[7:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[7:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[7:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[7:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[7:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[6:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "89c6d9fc6db68cd112afefa417ca5697";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[71:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:6] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:7] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[7];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:7] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[7];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram3_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_32_inst
Module firebird7_in_gate1_tessent_data_mux_w3_33 {
   // ICL module read from source on or near line 24348 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "ae5f9a75445bd708cf290d2a77aad638";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram3_gen_100_pRam_firebird7_in_gate1_tessent_data_mux_72_inst
Module firebird7_in_gate1_tessent_data_mux_w19_33 {
   // ICL module read from source on or near line 24366 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "5434355c93031c1d55786cae567cc99f";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_p_f_m_ram3_gen_100_pRam_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m36 {
   // ICL module read from source on or near line 24384 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[9:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[7:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[7:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[7:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[7:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[7:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[7:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[6:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "c5919a7b37dba852916dc1cefaf0f2ab";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[71:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:6] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:7] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[7];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:7] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[7];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_p_gb1_b_m0_firebird7_in_gate1_tessent_data_mux_39_inst
Module firebird7_in_gate1_tessent_data_mux_w3_40 {
   // ICL module read from source on or near line 24517 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "bc5c680b11cb00326d23b99135428847";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_p_gb1_b_m0_firebird7_in_gate1_tessent_data_mux_79_inst
Module firebird7_in_gate1_tessent_data_mux_w19_40 {
   // ICL module read from source on or near line 24535 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "dd7e3de1216879660147abaa142557c6";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_p_gb1_b_m0_mem0_i
// instanced as firebird7_in.ph0_i_p_gb1_b_m1_mem0_i
// instanced as firebird7_in.ph0_i_p_gs1_s_m0_mem0_i
// instanced as firebird7_in.ph0_i_p_gs1_s_m1_mem0_i
Module ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper {
   // ICL module read from source on or near line 24556 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort adr[8:0] {
      Attribute connection_rule_option = "allowed_no_source";
      Attribute tessent_memory_bist_function = "address";
   }
   ClockPort clk;
   DataInPort row_repair_in[25:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   DataInPort col_repair_in[12:0] {
      Attribute connection_rule_option = "allowed_no_source";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_memory_module = "without_internal_scan_logic";
}

// instanced as firebird7_in.ph0_i_p_gb1_b_m0_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_p_gb1_b_m1_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_p_gs1_s_m0_mem0_i_bisr_inst
// instanced as firebird7_in.ph0_i_p_gs1_s_m1_mem0_i_bisr_inst
Module 
    firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper 
    {
   // ICL module read from source on or near line 24579 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   CaptureEnPort CLK {
      Attribute function_modifier = "CaptureShiftClock";
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort RSTB {
      DefaultLoadValue 1'b1;
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_no_input_constraints = "on";
   }
   DataInPort MSEL {
      Attribute connection_rule_option = "allowed_tied_low";
      Attribute tessent_no_input_constraints = "on";
   }
   ScanInPort SI {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   ScanOutPort SO {
      Source ShiftReg[0];
      Attribute launch_edge = "falling";
   }
   ShiftEnPort SE {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort Q[21:0] {
      Source ShiftReg[21:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort D[21:0] {
      Attribute connection_rule_option = "allowed_tied";
   }
   ScanInterface bisr {
      Attribute tessent_chain_type = "bisr";
      Attribute tessent_chain_length = 22;
      Port SI;
      Port SO;
      Port SE;
      Port CLK;
   }
   Attribute tessent_bisr_register_length = 22;
   Attribute tessent_instrument_type = "mentor::memory_bisr";
   Attribute tessent_instrument_container = "firebird7_in_gate1_mbisr";
   Attribute tessent_repair_word_size = "8";
   Attribute tessent_instrument_subtype = "repair_register";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_signature = "2cfecdb1d0d1e33227b60fd87fb5a1f6";
   Attribute tessent_ignore_during_icl_verification = "on";
   Alias RowSegment_ALL_SE0_RepairEnable = ShiftReg[0] {
   }
   Alias RowSegment_ALL_SE0_Fuse[6:0] = ShiftReg[7], ShiftReg[6], ShiftReg[5], 
       ShiftReg[4], ShiftReg[3], ShiftReg[2], ShiftReg[1] {
   }
   Alias RowSegment_ALL_SE1_RepairEnable = ShiftReg[8] {
   }
   Alias RowSegment_ALL_SE1_Fuse[6:0] = ShiftReg[15], ShiftReg[14], ShiftReg[13],
   ShiftReg[12], ShiftReg[11], ShiftReg[10], ShiftReg[9] {
   }
   Alias ColumnSegment_All_SE0_RepairEnable = ShiftReg[16] {
   }
   Alias ColumnSegment_All_SE0_FuseMap[4:0] = ShiftReg[21], ShiftReg[20], 
       ShiftReg[19], ShiftReg[18], ShiftReg[17] {
   }
   Enum ScanRegisterSymbols {
      allocation_bits_on = 22'bxxxxx1xxxxxxx1xxxxxxx1;
      allocation_bits_off = 22'bxxxxx0xxxxxxx0xxxxxxx0;
      leading_one = 22'b0000000000000000000001;
      all_zero = 22'b0000000000000000000000;
      all_one = 22'b1111111111111111111111;
      all_x = 22'bxxxxxxxxxxxxxxxxxxxxxx;
      checkerboard = 22'b1010101010101010101010;
      inverse_checkerboard = 22'b0101010101010101010101;
   }
   ScanRegister ShiftReg[21:0] {
      ScanInSource RSTB_MUX;
      CaptureSource D[21:0];
      DefaultLoadValue all_zero;
      RefEnum ScanRegisterSymbols;
   }
   ScanMux RSTB_MUX SelectedBy RSTB {
      1'b1 : SI;
   }
}

// instanced as firebird7_in.ph0_i_p_gb1_b_m0_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m37 {
   // ICL module read from source on or near line 24665 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[8:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "cb03926aef9bbfdff0acb413da9142c6";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[31:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_p_gb1_b_m1_firebird7_in_gate1_tessent_data_mux_38_inst
Module firebird7_in_gate1_tessent_data_mux_w3_39 {
   // ICL module read from source on or near line 24798 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "ced43747470b045ac5b340265fe0af0c";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_p_gb1_b_m1_firebird7_in_gate1_tessent_data_mux_78_inst
Module firebird7_in_gate1_tessent_data_mux_w19_39 {
   // ICL module read from source on or near line 24816 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "f7b68aa70354b57a98f1513ae0421ab2";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_p_gb1_b_m1_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m38 {
   // ICL module read from source on or near line 24834 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[8:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "de4311148a2899d8453f6d5a09d7793f";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[31:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_p_gs1_s_m0_firebird7_in_gate1_tessent_data_mux_37_inst
Module firebird7_in_gate1_tessent_data_mux_w3_38 {
   // ICL module read from source on or near line 24967 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "a936d55a6413fcd05b585936d4a7ba0e";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_p_gs1_s_m0_firebird7_in_gate1_tessent_data_mux_77_inst
Module firebird7_in_gate1_tessent_data_mux_w19_38 {
   // ICL module read from source on or near line 24985 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "5d92489353b314a2b78a557fa182b2ed";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_p_gs1_s_m0_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m39 {
   // ICL module read from source on or near line 25003 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[8:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "c169e454b3023c5dadd28f8fc806cdbc";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[31:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}

// instanced as firebird7_in.ph0_i_p_gs1_s_m1_firebird7_in_gate1_tessent_data_mux_36_inst
Module firebird7_in_gate1_tessent_data_mux_w3_37 {
   // ICL module read from source on or near line 25136 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[2:0];
   DataOutPort data_out[2:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "17c10e0e18cbf712a7172aab38294fd5";
   DataMux DM1[2:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[2:0];
   }
}

// instanced as firebird7_in.ph0_i_p_gs1_s_m1_firebird7_in_gate1_tessent_data_mux_76_inst
Module firebird7_in_gate1_tessent_data_mux_w19_37 {
   // ICL module read from source on or near line 25154 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   DataInPort ijtag_select;
   DataInPort ijtag_data_in[18:0];
   DataOutPort data_out[18:0] {
      Source DM1;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   Attribute tessent_use_in_dft_specification = "false";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_instrument_type = "mentor::ijtag_node";
   Attribute tessent_signature = "bc0952a08c21ffacdd0d2c7d81031b65";
   DataMux DM1[18:0] SelectedBy ijtag_select {
      1'b1 : ijtag_data_in[18:0];
   }
}

// instanced as firebird7_in.ph0_i_p_gs1_s_m1_mem0_i_interface_inst
Module firebird7_in_gate1_tessent_mbist_c1_interface_m40 {
   // ICL module read from source on or near line 25172 of file './tsdb_outdir/dft_inserted_designs/firebird7_in_gate2.dft_inserted_design/firebird7_in.icl'
   ClockPort BIST_CLK;
   DataInPort BIST_COLLAR_EN;
   DataInPort BIST_ASYNC_RESETN;
   ScanInPort BIST_SI;
   ScanOutPort BIST_SO {
      Source BIST_SO_INT;
   }
   ShiftEnPort BIST_SHIFT_COLLAR;
   DataInPort BIST_SETUP2;
   DataInPort BIST_SETUP1;
   DataInPort BIST_SETUP0;
   DataInPort MEM_BYPASS_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort MCP_BOUNDING_EN {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort INCLUDE_MEM_RESULTS_REG;
   DataOutPort adr[8:0] {
      Attribute connection_rule_option = "allowed_no_destination";
      Attribute tessent_memory_bist_function = "address";
   }
   DataInPort CHECK_REPAIR_NEEDED;
   DataOutPort ALL_SROW0_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW0_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE0_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW0_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort ALL_SROW1_FUSE_ADD_REG[6:0] {
      Source RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataOutPort ALL_SROW1_ALLOC_REG {
      Source RA_INTERFACE_ALL_SPARE1_ALLOC_BIT;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_ALL_SROW1_FUSE_ADD_REG[6:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataInPort FROM_BISR_ALL_SROW1_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_FUSE_REG[4:0] {
      Source RA_INTERFACE_All_SPARE0_FUSE_REG[4:0];
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_FUSE_REG[4:0] {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   DataOutPort All_SCOL0_ALLOC_REG {
      Source RA_INTERFACE_All_SPARE0_ALLOC_REG;
      Attribute connection_rule_option = "allowed_no_destination";
   }
   DataInPort FROM_BISR_All_SCOL0_ALLOC_REG {
      Attribute connection_rule_option = "allowed_tied_low";
   }
   Attribute tessent_instrument_type = "mentor::memory_bist";
   Attribute tessent_instrument_subtype = "memory_interface";
   Attribute tessent_signature = "bedfab47d6289adbdc9f348911b09652";
   Attribute tessent_ignore_during_icl_verification = "on";
   Attribute keep_active_during_scan_test = "false";
   Attribute tessent_use_in_dft_specification = "false";
   Attribute tessent_bist_input_select_persistent_cell_output_list = 
       "tessent_persistent_cell_BIST_INPUT_SELECT_INT/o";
   Attribute tessent_async_bypass_persistent_cell_input_list = "";
   Attribute tessent_bist_clk_persistent_cell_output_list = 
       "tessent_persistent_cell_GATING_BIST_CLK/clkout";
   Attribute tessent_memory_output_is_tristate = "false";
   Attribute tessent_memory_control_inputs_list = "ren READENABLE ACTIVEHIGH";
   Attribute tessent_memory_test_inputs_list = "";
   Attribute tessent_memory_test_outputs_list = "";
   Attribute tessent_memory_control_inputs_di_coverage_list = "partial";
   Alias RA_STATUS_SHADOW_REG[1:0] = RA_STATUS_SHADOW_REG_HW[1:0] {
   }
   Alias GO_ID_REG_BYPASS_SOURCE = RA_STATUS_SHADOW_REG[1] {
   }
   Alias BIST_SO_INT = BIRA_SETUP_MUX {
   }
   ScanRegister RA_STATUS_SHADOW_REG_HW[0:1] {
      ScanInSource BIST_SI;
   }
   ScanRegister GO_ID_REG[31:0] {
      ScanInSource RA_STATUS_SHADOW_REG[1];
   }
   ScanRegister FREEZE_STOP_ERROR_REG[0:0] {
      ScanInSource GO_ID_REG_BYPASS_MUX;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_FUSE_REG[0:4] {
      ScanInSource BIST_SI;
   }
   ScanRegister RA_INTERFACE_All_SPARE0_ALLOC_REG[0:0] {
      ScanInSource RA_INTERFACE_All_SPARE0_FUSE_REG[4];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_All_SPARE0_ALLOC_REG[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[0:6] {
      ScanInSource RA_INTERFACE_ALL_SPARE0_ALLOC_BIT[0];
   }
   ScanRegister RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0:0] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_FUSE_ADD_REG[6];
   }
   ScanRegister RA_INTERFACE_STATUS_REG[0:1] {
      ScanInSource RA_INTERFACE_ALL_SPARE1_ALLOC_BIT[0];
   }
   ScanMux GO_ID_REG_BYPASS_MUX SelectedBy INCLUDE_MEM_RESULTS_REG {
      1'b0 : GO_ID_REG_BYPASS_SOURCE;
      1'b1 : GO_ID_REG[0];
   }
   ScanMux BIRA_SETUP_MUX SelectedBy BIRA_SETUP {
      1'b0 : FREEZE_STOP_ERROR_REG[0];
      1'b1 : RA_INTERFACE_STATUS_REG[1];
   }
   LogicSignal BIRA_SETUP {
      (BIST_SETUP2, BIST_SETUP1), BIST_SETUP0 == 3'b100;
   }
}
