# Norgate
### Solution
```Verilog
module top_module(input a, input b, output out);
    assign out = ~(a | b);
endmodule
```
[code](7.v)

### Timing diagrams for selected test cases
![result](./result.png)
