{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603303757476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603303757476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 01:09:17 2020 " "Processing started: Thu Oct 22 01:09:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603303757476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603303757476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603303757476 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603303757802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextState " "Found entity 1: NextState" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603303757843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603303757843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.v 1 1 " "Found 1 design units, including 1 entities, in source file reg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg1 " "Found entity 1: Reg1" {  } { { "Reg1.v" "" { Text "F:/VerilogHDL/Test/Reg1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603303757845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603303757845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testns.v 1 1 " "Found 1 design units, including 1 entities, in source file testns.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestNS " "Found entity 1: TestNS" {  } { { "TestNS.v" "" { Text "F:/VerilogHDL/Test/TestNS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603303757847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603303757847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NextState " "Elaborating entity \"NextState\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603303757872 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NextState NextState.v(10) " "Verilog HDL Always Construct warning at NextState.v(10): inferring latch(es) for variable \"NextState\", which holds its previous value in one or more paths through the always construct" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1603303757874 "|NextState"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done NextState.v(10) " "Verilog HDL Always Construct warning at NextState.v(10): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1603303757874 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done NextState.v(10) " "Inferred latch for \"Done\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757875 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[0\] NextState.v(10) " "Inferred latch for \"NextState\[0\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757875 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[1\] NextState.v(10) " "Inferred latch for \"NextState\[1\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757875 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[2\] NextState.v(10) " "Inferred latch for \"NextState\[2\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757875 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[3\] NextState.v(10) " "Inferred latch for \"NextState\[3\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757875 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[4\] NextState.v(10) " "Inferred latch for \"NextState\[4\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757875 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[5\] NextState.v(10) " "Inferred latch for \"NextState\[5\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757875 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[6\] NextState.v(10) " "Inferred latch for \"NextState\[6\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757875 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[7\] NextState.v(10) " "Inferred latch for \"NextState\[7\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757876 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[8\] NextState.v(10) " "Inferred latch for \"NextState\[8\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757876 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[9\] NextState.v(10) " "Inferred latch for \"NextState\[9\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757876 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[10\] NextState.v(10) " "Inferred latch for \"NextState\[10\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757876 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[11\] NextState.v(10) " "Inferred latch for \"NextState\[11\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757876 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[12\] NextState.v(10) " "Inferred latch for \"NextState\[12\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757876 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[13\] NextState.v(10) " "Inferred latch for \"NextState\[13\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757876 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[14\] NextState.v(10) " "Inferred latch for \"NextState\[14\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757876 "|NextState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[15\] NextState.v(10) " "Inferred latch for \"NextState\[15\]\" at NextState.v(10)" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603303757876 "|NextState"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[0\]\$latch " "Latch NextState\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758156 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[1\]\$latch " "Latch NextState\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758156 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[2\]\$latch " "Latch NextState\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758156 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[3\]\$latch " "Latch NextState\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758156 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[4\]\$latch " "Latch NextState\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758156 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[5\]\$latch " "Latch NextState\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758156 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[6\]\$latch " "Latch NextState\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758156 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[7\]\$latch " "Latch NextState\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758157 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[8\]\$latch " "Latch NextState\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758157 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[9\]\$latch " "Latch NextState\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758157 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[10\]\$latch " "Latch NextState\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758157 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[11\]\$latch " "Latch NextState\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758157 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[12\]\$latch " "Latch NextState\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758157 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[13\]\$latch " "Latch NextState\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758157 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[14\]\$latch " "Latch NextState\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758157 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[15\]\$latch " "Latch NextState\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState\[0\] " "Ports D and ENA on the latch are fed by the same signal CurrentState\[0\]" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1603303758157 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1603303758157 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Done VCC " "Pin \"Done\" is stuck at VCC" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Test/NextState.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603303758173 "|NextState|Done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603303758173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603303758695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603303758695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603303758872 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603303758872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603303758872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603303758872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603303758915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 01:09:18 2020 " "Processing ended: Thu Oct 22 01:09:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603303758915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603303758915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603303758915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603303758915 ""}
