{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632663203410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632663203425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 26 10:33:23 2021 " "Processing started: Sun Sep 26 10:33:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632663203425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663203425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basicfunctions -c basicfunctions " "Command: quartus_map --read_settings_files=on --write_settings_files=off basicfunctions -c basicfunctions" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663203425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632663204012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicfunctions.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basicfunctions.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 basicfunctions " "Found entity 1: basicfunctions" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnter.v 1 1 " "Found 1 design units, including 1 entities, in source file cnter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnter " "Found entity 1: cnter" {  } { { "cnter.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicfunctionstest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basicfunctionstest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 basicfunctionstest " "Found entity 1: basicfunctionstest" {  } { { "basicfunctionstest.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctionstest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnter8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cnter8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnter8Bits " "Found entity 1: cnter8Bits" {  } { { "cnter8Bits.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.v 2 2 " "Found 2 design units, including 2 entities, in source file osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 osc_altufm_osc_7v7 " "Found entity 1: osc_altufm_osc_7v7" {  } { { "osc.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212583 ""} { "Info" "ISGN_ENTITY_NAME" "2 osc " "Found entity 2: osc" {  } { { "osc.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7864drv.v 1 1 " "Found 1 design units, including 1 entities, in source file ad7864drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7864Drv " "Found entity 1: ad7864Drv" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4boot.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4boot " "Found entity 1: mux4boot" {  } { { "mux4boot.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux4boot.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootgpio.v 0 0 " "Found 0 design units, including 0 entities, in source file bootgpio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel2serial4onead7265new.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel2serial4onead7265new.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel2Serial4OneAD7265New " "Found entity 1: Parallel2Serial4OneAD7265New" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaydrv.v 1 1 " "Found 1 design units, including 1 entities, in source file delaydrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayDrv " "Found entity 1: DelayDrv" {  } { { "DelayDrv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/DelayDrv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663212683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663212683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basicfunctions " "Elaborating entity \"basicfunctions\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632663212915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst12 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst12\"" {  } { { "basicfunctions.bdf" "inst12" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { -24 160 240 56 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663212946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst12\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst12\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst12\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst12\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst12\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst12\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632663213062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632663213062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632663213062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632663213062 ""}  } { { "mux2.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632663213062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i6c " "Found entity 1: mux_i6c" {  } { { "db/mux_i6c.tdf" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/mux_i6c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663213131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i6c mux2:inst12\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated " "Elaborating entity \"mux_i6c\" for hierarchy \"mux2:inst12\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc osc:inst5 " "Elaborating entity \"osc\" for hierarchy \"osc:inst5\"" {  } { { "basicfunctions.bdf" "inst5" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { -24 -32 128 56 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_altufm_osc_7v7 osc:inst5\|osc_altufm_osc_7v7:osc_altufm_osc_7v7_component " "Elaborating entity \"osc_altufm_osc_7v7\" for hierarchy \"osc:inst5\|osc_altufm_osc_7v7:osc_altufm_osc_7v7_component\"" {  } { { "osc.v" "osc_altufm_osc_7v7_component" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayDrv DelayDrv:inst18 " "Elaborating entity \"DelayDrv\" for hierarchy \"DelayDrv:inst18\"" {  } { { "basicfunctions.bdf" "inst18" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 104 1064 1200 184 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnter8Bits cnter8Bits:inst3 " "Elaborating entity \"cnter8Bits\" for hierarchy \"cnter8Bits:inst3\"" {  } { { "basicfunctions.bdf" "inst3" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 352 288 432 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnter8Bits.v" "LPM_COUNTER_component" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnter8Bits.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632663213348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632663213348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632663213348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632663213348 ""}  } { { "cnter8Bits.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632663213348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p4h " "Found entity 1: cntr_p4h" {  } { { "db/cntr_p4h.tdf" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/cntr_p4h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632663213417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p4h cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_p4h:auto_generated " "Elaborating entity \"cntr_p4h\" for hierarchy \"cnter8Bits:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_p4h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7864Drv ad7864Drv:inst13 " "Elaborating entity \"ad7864Drv\" for hierarchy \"ad7864Drv:inst13\"" {  } { { "basicfunctions.bdf" "inst13" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 528 184 400 640 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213486 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dsp_conv_bar ad7864Drv.v(46) " "Verilog HDL Always Construct warning at ad7864Drv.v(46): variable \"dsp_conv_bar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(53) " "Verilog HDL Always Construct warning at ad7864Drv.v(53): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adcen ad7864Drv.v(57) " "Verilog HDL Always Construct warning at ad7864Drv.v(57): variable \"adcen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(58) " "Verilog HDL Always Construct warning at ad7864Drv.v(58): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(64) " "Verilog HDL Always Construct warning at ad7864Drv.v(64): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(68) " "Verilog HDL Always Construct warning at ad7864Drv.v(68): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnter ad7864Drv.v(72) " "Verilog HDL Always Construct warning at ad7864Drv.v(72): variable \"cnter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnter ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"cnter\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adcen ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"adcen\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clken ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"clken\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "db_rdy ad7864Drv.v(44) " "Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable \"db_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_rdy ad7864Drv.v(44) " "Inferred latch for \"db_rdy\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clken ad7864Drv.v(44) " "Inferred latch for \"clken\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcen ad7864Drv.v(44) " "Inferred latch for \"adcen\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[0\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[0\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[1\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[1\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[2\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[2\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[3\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[3\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[4\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[4\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[5\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[5\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnter\[6\] ad7864Drv.v(44) " "Inferred latch for \"cnter\[6\]\" at ad7864Drv.v(44)" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 "|basicfunctions|ad7864Drv:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel2Serial4OneAD7265New Parallel2Serial4OneAD7265New:inst17 " "Elaborating entity \"Parallel2Serial4OneAD7265New\" for hierarchy \"Parallel2Serial4OneAD7265New:inst17\"" {  } { { "basicfunctions.bdf" "inst17" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 696 192 376 840 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632663213501 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "enp Parallel2Serial4OneAD7265New.v(60) " "Verilog HDL warning at Parallel2Serial4OneAD7265New.v(60): assignments to enp create a combinational loop" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v" 60 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1632663213517 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_cs_bar Parallel2Serial4OneAD7265New.v(116) " "Verilog HDL Always Construct warning at Parallel2Serial4OneAD7265New.v(116): variable \"reg_cs_bar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632663213517 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_cs_bar Parallel2Serial4OneAD7265New.v(114) " "Verilog HDL Always Construct warning at Parallel2Serial4OneAD7265New.v(114): inferring latch(es) for variable \"reg_cs_bar\", which holds its previous value in one or more paths through the always construct" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632663213517 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "spi_cs Parallel2Serial4OneAD7265New.v(129) " "Verilog HDL warning at Parallel2Serial4OneAD7265New.v(129): assignments to spi_cs create a combinational loop" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v" 129 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1632663213517 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_cs_bar\[0\] Parallel2Serial4OneAD7265New.v(123) " "Inferred latch for \"reg_cs_bar\[0\]\" at Parallel2Serial4OneAD7265New.v(123)" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213517 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_cs_bar\[1\] Parallel2Serial4OneAD7265New.v(123) " "Inferred latch for \"reg_cs_bar\[1\]\" at Parallel2Serial4OneAD7265New.v(123)" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213517 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_cs_bar\[2\] Parallel2Serial4OneAD7265New.v(123) " "Inferred latch for \"reg_cs_bar\[2\]\" at Parallel2Serial4OneAD7265New.v(123)" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663213517 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad7864Drv:inst13\|adcen " "Latch ad7864Drv:inst13\|adcen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ad7864Drv:inst13\|adcen " "Ports D and ENA on the latch are fed by the same signal ad7864Drv:inst13\|adcen" {  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632663213780 ""}  } { { "ad7864Drv.v" "" { Text "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632663213780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0 VCC " "Pin \"GPIO0\" is stuck at VCC" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 376 1056 1232 392 "GPIO0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632663213802 "|basicfunctions|GPIO0"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1 VCC " "Pin \"GPIO1\" is stuck at VCC" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 400 1056 1232 416 "GPIO1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632663213802 "|basicfunctions|GPIO1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO2 GND " "Pin \"GPIO2\" is stuck at GND" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 424 1056 1232 440 "GPIO2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632663213802 "|basicfunctions|GPIO2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO3 GND " "Pin \"GPIO3\" is stuck at GND" {  } { { "basicfunctions.bdf" "" { Schematic "D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf" { { 448 1056 1232 464 "GPIO3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632663213802 "|basicfunctions|GPIO3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632663213802 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632663213887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632663213949 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632663213949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632663213949 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1632663213949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632663213949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632663214250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 26 10:33:34 2021 " "Processing ended: Sun Sep 26 10:33:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632663214250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632663214250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632663214250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632663214250 ""}
