/* Copyright (C)
* 
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
* 
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
* 
*/
/**
* @file prcm_am335x.h
* @brief The definition of system controller 
* @author 
* @version 78.77
*/

/* Autogenerated by SkyEye script */
#ifndef __prcm_am335x_H__
#define __prcm_am335x_H__

typedef struct prcm_am335x_reg{
	struct cm_per{
		uint32_t l4ls_clkstctrl;
		uint32_t l3s_clkstctrl;
		uint32_t l3_clkstctrl;
		uint32_t gpgmac0_clkctrl;
		uint32_t l4ls_clkctrl;
		uint32_t l4hs_clkctrl;
		uint32_t l4fw_clkctrl;
		uint32_t clkdiv32k_clkctrl;
		uint32_t lcdc_clkctrl;
		uint32_t usb0_clkctrl;
		uint32_t tptc0_clkctrl;
		uint32_t emif_clkctrl;
		uint32_t l3_instr_clkctrl;
		uint32_t ocmcram_clkctrl;
		uint32_t gpmc_clkctrl;
		uint32_t uart1_clkctrl;
		uint32_t timer2_clkctrl;
		uint32_t l3_clkctrl;
		uint32_t ocpwp_l3_clkstctrl;
		uint32_t i2c1_clkctrl;
		uint32_t i2c2_clkctrl;
		uint32_t spi0_clkctrl;
		uint32_t spi1_clkctrl;
	}per;
	struct cm_dpll{
		uint32_t clksel_timer2_clk;
	}dpll;
	struct cm_wkup{
		uint32_t cm_wkup_clkstctrl;
		uint32_t cm_wkup_control_clkctrl; 
		uint32_t cm_wkup_gpio0_clkctrl;   
		uint32_t cm_idlest_dpll_mpu;
		uint32_t cm_l3_aon_clkstctrl;
		uint32_t cm_wkup_l4wkup_clkctrl;
		uint32_t cm_l4_wkup_aon_clkstctrl;
		uint32_t i2c0_clkctrl;
		uint32_t cm_clkmode_dpll_mpu;
		uint32_t cm_idlest_dpll_core;
		uint32_t cm_idlest_dpll_addr;
		uint32_t cm_idlest_dpll_per;
	}wkup;

	struct cm_rtc{
		uint32_t cm_rtc_rtc_clkctrl;
		uint32_t cm_rtc_clkstctrl;   	
	}rtc;
	
}prcm_am335x_reg_t;

typedef struct prcm_am335x_device{
	conf_object_t* obj;
	prcm_am335x_reg_t* regs;
}prcm_am335x_device;

#define CM_PER_L4LS_CLKSTCTRL   (0x0)
#define CM_PER_L3S_CLKSTCTRL   (0x4)
#define CM_PER_L4FW_CLKSTCTRL   (0x8)
#define CM_PER_L3_CLKSTCTRL   (0xc)
#define CM_PER_CPGMAC0_CLKCTRL   (0x14)
#define CM_PER_LCDC_CLKCTRL   (0x18)
#define CM_PER_USB0_CLKCTRL   (0x1c)
#define CM_PER_MLB_CLKCTRL   (0x20)
#define CM_PER_TPTC0_CLKCTRL   (0x24)
#define CM_PER_EMIF_CLKCTRL   (0x28)
#define CM_PER_OCMCRAM_CLKCTRL   (0x2c)
#define CM_PER_GPMC_CLKCTRL   (0x30)
#define CM_PER_MCASP0_CLKCTRL   (0x34)
#define CM_PER_UART5_CLKCTRL   (0x38)
#define CM_PER_MMC0_CLKCTRL   (0x3c)
#define CM_PER_ELM_CLKCTRL   (0x40)
#define CM_PER_I2C2_CLKCTRL   (0x44)
#define CM_PER_I2C1_CLKCTRL   (0x48)
#define CM_PER_SPI0_CLKCTRL   (0x4c)
#define CM_PER_SPI1_CLKCTRL   (0x50)
#define CM_PER_L4LS_CLKCTRL   (0x60)
#define CM_PER_L4FW_CLKCTRL   (0x64)
#define CM_PER_MCASP1_CLKCTRL   (0x68)
#define CM_PER_UART1_CLKCTRL   (0x6c)
#define CM_PER_UART2_CLKCTRL   (0x70)
#define CM_PER_UART3_CLKCTRL   (0x74)
#define CM_PER_UART4_CLKCTRL   (0x78)
#define CM_PER_TIMER7_CLKCTRL   (0x7c)
#define CM_PER_TIMER2_CLKCTRL   (0x80)
#define CM_PER_TIMER3_CLKCTRL   (0x84)
#define CM_PER_TIMER4_CLKCTRL   (0x88)
#define CM_PER_RNG_CLKCTRL   (0x90)
#define CM_PER_AES0_CLKCTRL   (0x94)
#define CM_PER_SHA0_CLKCTRL   (0xa0)
#define CM_PER_PKA_CLKCTRL   (0xa4)
#define CM_PER_GPIO6_CLKCTRL   (0xa8)
#define CM_PER_GPIO1_CLKCTRL   (0xac)
#define CM_PER_GPIO2_CLKCTRL   (0xb0)
#define CM_PER_GPIO3_CLKCTRL   (0xb4)
#define CM_PER_TPCC_CLKCTRL   (0xbc)
#define CM_PER_DCAN0_CLKCTRL   (0xc0)
#define CM_PER_DCAN1_CLKCTRL   (0xc4)
#define CM_PER_EPWMSS1_CLKCTRL   (0xcc)
#define CM_PER_EMIF_FW_CLKCTRL   (0xd0)
#define CM_PER_EPWMSS0_CLKCTRL   (0xd4)
#define CM_PER_EPWMSS2_CLKCTRL   (0xd8)
#define CM_PER_L3_INSTR_CLKCTRL   (0xdc)
#define CM_PER_L3_CLKCTRL   (0xe0)
#define CM_PER_IEEE5000_CLKCTRL   (0xe4)
#define CM_PER_ICSS_CLKCTRL   (0xe8)
#define CM_PER_TIMER5_CLKCTRL   (0xec)
#define CM_PER_TIMER6_CLKCTRL   (0xf0)
#define CM_PER_MMC1_CLKCTRL   (0xf4)
#define CM_PER_MMC2_CLKCTRL   (0xf8)
#define CM_PER_TPTC1_CLKCTRL   (0xfc)
#define CM_PER_TPTC2_CLKCTRL   (0x100)
#define CM_PER_SPINLOCK_CLKCTRL   (0x10c)
#define CM_PER_MAILBOX0_CLKCTRL   (0x110)
#define CM_PER_L4HS_CLKSTCTRL   (0x11c)
#define CM_PER_L4HS_CLKCTRL   (0x120)
#define CM_PER_MSTR_EXPS_CLKCTRL   (0x124)
#define CM_PER_SLV_EXPS_CLKCTRL   (0x128)
#define CM_PER_OCPWP_L3_CLKSTCTRL   (0x12c)
#define CM_PER_OCPWP_CLKCTRL   (0x130)
#define CM_PER_ICSS_CLKSTCTRL   (0x140)
#define CM_PER_CPSW_CLKSTCTRL   (0x144)
#define CM_PER_LCDC_CLKSTCTRL   (0x148)
#define CM_PER_CLKDIV32K_CLKCTRL   (0x14c)
#define CM_PER_CLK_24MHZ_CLKSTCTRL   (0x150)

#define CM_WKUP_CLKSTCTRL		         (0x400)
#define CM_WKUP_CONTROL_CLKCTRL		         (0x404)
#define CM_WKUP_GPIO0_CLKCTRL		         (0x408)
#define  CM_WKUP_L4WKUP_CLKCTRL		         (0x40C) 
#define  CM_WKUP_TIMER0_CLKCTRL		         (0x410)
#define  CM_WKUP_DEBUGSS_CLKCTRL	         (0x414)
#define  CM_L3_AON_CLKSTCTRL		         (0x418)
#define  CM_AUTOIDLE_DPLL_MPU		         (0x41C)
#define  CM_IDLEST_DPLL_MPU		         (0x420)
#define  CM_SSC_DELTAMSTEP_DPLL_MPU	         (0x424)
#define  CM_SSC_MODFREQDIV_DPLL_MPU	         (0x428)
#define  CM_CLKSEL_DPLL_MPU		         (0x42C)
#define  CM_AUTOIDLE_DPLL_DDR		         (0x430)
#define  CM_IDLEST_DPLL_DDR		         (0x434)
#define  CM_SSC_DELTAMSTEP_DPLL_DDR	         (0x438)
#define  CM_SSC_MODFREQDIV_DPLL_DDR	         (0x43C)
#define  CM_CLKSEL_DPLL_DDR		         (0x440)
#define  CM_AUTOIDLE_DPLL_DISP		         (0x444)
#define  CM_IDLEST_DPLL_DISP		         (0x448)
#define  CM_SSC_DELTAMSTEP_DPLL_DISP	         (0x44C)
#define  CM_SSC_MODFREQDIV_DPLL_DISP	         (0x450)
#define  CM_CLKSEL_DPLL_DISP		         (0x454)
#define  CM_AUTOIDLE_DPLL_CORE		         (0x458)
#define  CM_IDLEST_DPLL_CORE                     (0x45C) 
#define  CM_SSC_DELTAMSTEP_DPLL_CORE             (0x460)
#define  CM_SSC_MODFREQDIV_DPLL_CORE             (0x464)
#define  CM_CLKSEL_DPLL_CORE                     (0x468)
#define  CM_AUTOIDLE_DPLL_PER                    (0x46C)
#define  CM_IDLEST_DPLL_PER                      (0x470) 
#define  CM_SSC_DELTAMSTEP_DPLL_PER              (0x474)
#define  CM_SSC_MODFREQDIV_DPLL_PER              (0x478)
#define  CM_CLKDCOLDO_DPLL_PER                   (0x47C)
#define  CM_DIV_M4_DPLL_CORE                     (0x480)
#define  CM_DIV_M5_DPLL_CORE                     (0x484)
#define  CM_CLKMODE_DPLL_MPU                     (0x488)
#define  CM_CLKMODE_DPLL_PER                     (0x48C)
#define  CM_CLKMODE_DPLL_CORE                    (0x490)
#define  CM_CLKMODE_DPLL_DDR                     (0x494)
#define  CM_CLKMODE_DPLL_DISP                    (0x498)
#define  CM_CLKSEL_DPLL_PERIPH                   (0x49C)
#define  CM_DIV_M2_DPLL_DDR                      (0x4A0)
#define  CM_DIV_M2_DPLL_DISP                     (0x4A4)   
#define  CM_DIV_M2_DPLL_MPU                      (0x4A8)
#define  CM_DIV_M2_DPLL_PER                      (0x4AC)
#define  CM_WKUP_WKUP_M3_CLKCTRL                 (0x4B0)
#define  CM_WKUP_UART0_CLKCTRL                   (0x4B4)
#define  CM_WKUP_I2C0_CLKCTRL                    (0x4B8)
#define  CM_WKUP_ADC_TSC_CLKCTRL                 (0x4BC)
#define  CM_WKUP_SMARTREFLEX0_CLKCTRL            (0x4C0)
#define  CM_WKUP_TIMER1_CLKCTRL                  (0x4C4)
#define  CM_WKUP_SMARTREFLEX1_CLKCTRL            (0x4C8)
#define  CM_L4_WKUP_AON_CLKSTCTRL                (0x4CC)
#define  CM_WKUP_WDT1_CLKCTRL                    (0x4D4)
#define  CM_DIV_M6_DPLL_CORE                     (0x4D8)

#define SOC_CM_DPLL_REGS	(0x500)
#define CM_DPLL_CLKSEL_TIMER7_CLK   (SOC_CM_DPLL_REGS + 0x4)
#define CM_DPLL_CLKSEL_TIMER2_CLK   (SOC_CM_DPLL_REGS + 0x8)
#define CM_DPLL_CLKSEL_TIMER3_CLK   (SOC_CM_DPLL_REGS + 0xc)
#define CM_DPLL_CLKSEL_TIMER4_CLK   (SOC_CM_DPLL_REGS + 0x10)
#define CM_DPLL_CM_MAC_CLKSEL   (SOC_CM_DPLL_REGS + 0x14)
#define CM_DPLL_CLKSEL_TIMER5_CLK   (SOC_CM_DPLL_REGS + 0x18)
#define CM_DPLL_CLKSEL_TIMER6_CLK   (SOC_CM_DPLL_REGS + 0x1c)
#define CM_DPLL_CM_CPTS_RFT_CLKSEL   (SOC_CM_DPLL_REGS + 0x20)
#define CM_DPLL_CLKSEL_TIMER1MS_CLK   (SOC_CM_DPLL_REGS + 0x28)
#define CM_DPLL_CLKSEL_GFX_FCLK   (SOC_CM_DPLL_REGS + 0x2c)
#define CM_DPLL_CLKSEL_ICSS_OCP_CLK   (SOC_CM_DPLL_REGS + 0x30)
#define CM_DPLL_CLKSEL_LCDC_PIXEL_CLK   (SOC_CM_DPLL_REGS + 0x34)
#define CM_DPLL_CLKSEL_WDT1_CLK   (SOC_CM_DPLL_REGS + 0x38)
#define CM_DPLL_CLKSEL_GPIO0_DBCLK   (SOC_CM_DPLL_REGS + 0x3c)



#define CM_RTC_REGS  (0x800)
#define CM_RTC_RTC_CLKCTRL   (CM_RTC_REGS + 0x0) 
#define CM_RTC_CLKSTCTRL   ( CM_RTC_REGS + 0x4)
#endif
