{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527645470515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527645470516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 18:57:50 2018 " "Processing started: Tue May 29 18:57:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527645470516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645470516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645470516 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1527645472240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "nios2/synthesis/nios2.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_irq_mapper " "Found entity 1: nios2_irq_mapper" {  } { { "nios2/synthesis/submodules/nios2_irq_mapper.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0 " "Found entity 1: nios2_mm_interconnect_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_mm_interconnect_0_rsp_mux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483846 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_mm_interconnect_0_rsp_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_mm_interconnect_0_rsp_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios2_mm_interconnect_0_cmd_mux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_mm_interconnect_0_cmd_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_mm_interconnect_0_cmd_demux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_mm_interconnect_0_cmd_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527645483889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527645483889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_003_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483891 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_003 " "Found entity 2: nios2_mm_interconnect_0_router_003" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527645483896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527645483897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_002_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483900 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_002 " "Found entity 2: nios2_mm_interconnect_0_router_002" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527645483904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527645483905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_001_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483908 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_001 " "Found entity 2: nios2_mm_interconnect_0_router_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527645483914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527645483915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483918 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router " "Found entity 2: nios2_mm_interconnect_0_router" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_onchip_mem " "Found entity 1: nios2_onchip_mem" {  } { { "nios2/synthesis/submodules/nios2_onchip_mem.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_loadi.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_loadi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_loadi " "Found entity 1: nios2_loadi" {  } { { "nios2/synthesis/submodules/nios2_loadi.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_loadi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2/synthesis/submodules/nios2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_jtag_uart_sim_scfifo_w" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483994 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_jtag_uart_scfifo_w " "Found entity 2: nios2_jtag_uart_scfifo_w" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483994 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_jtag_uart_sim_scfifo_r" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483994 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_jtag_uart_scfifo_r " "Found entity 4: nios2_jtag_uart_scfifo_r" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483994 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_jtag_uart " "Found entity 5: nios2_jtag_uart" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645483994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645483994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu " "Found entity 1: nios2_cpu" {  } { { "nios2/synthesis/submodules/nios2_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_register_bank_a_module " "Found entity 1: nios2_cpu_cpu_register_bank_a_module" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_cpu_cpu_register_bank_b_module " "Found entity 2: nios2_cpu_cpu_register_bank_b_module" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_cpu_cpu_nios2_oci_debug " "Found entity 3: nios2_cpu_cpu_nios2_oci_debug" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_cpu_cpu_nios2_oci_break " "Found entity 4: nios2_cpu_cpu_nios2_oci_break" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios2_cpu_cpu_nios2_oci_itrace" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios2_cpu_cpu_nios2_oci_fifo" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_cpu_cpu_nios2_oci_pib " "Found entity 14: nios2_cpu_cpu_nios2_oci_pib" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_cpu_cpu_nios2_oci_im " "Found entity 15: nios2_cpu_cpu_nios2_oci_im" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios2_cpu_cpu_nios2_performance_monitors" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios2_cpu_cpu_nios2_avalon_reg" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_cpu_cpu_nios2_ocimem " "Found entity 19: nios2_cpu_cpu_nios2_ocimem" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_cpu_cpu_nios2_oci " "Found entity 20: nios2_cpu_cpu_nios2_oci" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_cpu_cpu " "Found entity 21: nios2_cpu_cpu" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_cpu_cpu_debug_slave_sysclk" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_cpu_cpu_debug_slave_tck" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_cpu_cpu_debug_slave_wrapper" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_test_bench " "Found entity 1: nios2_cpu_cpu_test_bench" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_test_bench.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_charrec.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_charrec.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_charRec " "Found entity 1: nios2_charRec" {  } { { "nios2/synthesis/submodules/nios2_charRec.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_charRec.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_busouput.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_busouput.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_busOuput " "Found entity 1: nios2_busOuput" {  } { { "nios2/synthesis/submodules/nios2_busOuput.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_busOuput.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_businput.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_businput.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_busInput " "Found entity 1: nios2_busInput" {  } { { "nios2/synthesis/submodules/nios2_busInput.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_busInput.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484113 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SoC.sv(30) " "Verilog HDL Module Instantiation warning at DE1_SoC.sv(30): ignored dangling comma in List of Port Connections" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527645484118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 3 3 " "Found 3 design units, including 3 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484131 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk16 " "Found entity 2: clk16" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484131 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_divider " "Found entity 3: clock_divider" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "C:/Users/zicheh/Desktop/lab4/sram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_identification_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file bit_identification_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_identification_counter " "Found entity 1: bit_identification_counter" {  } { { "bit_identification_counter.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/bit_identification_counter.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484155 ""} { "Info" "ISGN_ENTITY_NAME" "2 bit_identification_counter_testbench " "Found entity 2: bit_identification_counter_testbench" {  } { { "bit_identification_counter.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/bit_identification_counter.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_sample_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_sample_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_sample_counter " "Found entity 1: bit_sample_counter" {  } { { "bit_sample_counter.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/bit_sample_counter.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_buffer " "Found entity 1: io_buffer" {  } { { "io_buffer.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/io_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso.sv 2 2 " "Found 2 design units, including 2 entities, in source file piso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso " "Found entity 1: piso" {  } { { "piso.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/piso.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484188 ""} { "Info" "ISGN_ENTITY_NAME" "2 piso_testbench " "Found entity 2: piso_testbench" {  } { { "piso.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/piso.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive.sv 2 2 " "Found 2 design units, including 2 entities, in source file receive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receive " "Found entity 1: receive" {  } { { "receive.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/receive.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484201 ""} { "Info" "ISGN_ENTITY_NAME" "2 receive_testbench " "Found entity 2: receive_testbench" {  } { { "receive.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/receive.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_parallel_serial_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_parallel_serial_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_parallel_serial_interface " "Found entity 1: serial_parallel_serial_interface" {  } { { "serial_parallel_serial_interface.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/serial_parallel_serial_interface.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.sv 2 2 " "Found 2 design units, including 2 entities, in source file sipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "sipo.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/sipo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484225 ""} { "Info" "ISGN_ENTITY_NAME" "2 sipo_testbench " "Found entity 2: sipo_testbench" {  } { { "sipo.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/sipo.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_clock_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file sr_clock_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sr_clock_control " "Found entity 1: sr_clock_control" {  } { { "sr_clock_control.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/sr_clock_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file start_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_detect " "Found entity 1: start_detect" {  } { { "start_detect.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/start_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit " "Found entity 1: transmit" {  } { { "transmit.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/transmit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_testbench " "Found entity 1: transmit_testbench" {  } { { "transmit_testbench.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/transmit_testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detection.sv 2 2 " "Found 2 design units, including 2 entities, in source file detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detection " "Found entity 1: detection" {  } { { "detection.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484282 ""} { "Info" "ISGN_ENTITY_NAME" "2 detect_testbench " "Found entity 2: detect_testbench" {  } { { "detection.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/detection.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645484282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645484282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_r DE1_SoC.sv(46) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(46): created implicit net for \"clk_r\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645484283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sr_clock receive.sv(61) " "Verilog HDL Implicit Net warning at receive.sv(61): created implicit net for \"sr_clock\"" {  } { { "receive.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/receive.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645484283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527645484591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2 nios2:niosDesign " "Elaborating entity \"nios2\" for hierarchy \"nios2:niosDesign\"" {  } { { "DE1_SoC.sv" "niosDesign" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645484634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_busInput nios2:niosDesign\|nios2_busInput:businput " "Elaborating entity \"nios2_busInput\" for hierarchy \"nios2:niosDesign\|nios2_busInput:businput\"" {  } { { "nios2/synthesis/nios2.v" "businput" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645484685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_busOuput nios2:niosDesign\|nios2_busOuput:busouput " "Elaborating entity \"nios2_busOuput\" for hierarchy \"nios2:niosDesign\|nios2_busOuput:busouput\"" {  } { { "nios2/synthesis/nios2.v" "busouput" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645484714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_charRec nios2:niosDesign\|nios2_charRec:charrec " "Elaborating entity \"nios2_charRec\" for hierarchy \"nios2:niosDesign\|nios2_charRec:charrec\"" {  } { { "nios2/synthesis/nios2.v" "charrec" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645484756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu nios2:niosDesign\|nios2_cpu:cpu " "Elaborating entity \"nios2_cpu\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\"" {  } { { "nios2/synthesis/nios2.v" "cpu" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645484791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu " "Elaborating entity \"nios2_cpu_cpu\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\"" {  } { { "nios2/synthesis/submodules/nios2_cpu.v" "cpu" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645484821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_test_bench nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_test_bench:the_nios2_cpu_cpu_test_bench " "Elaborating entity \"nios2_cpu_cpu_test_bench\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_test_bench:the_nios2_cpu_cpu_test_bench\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_test_bench" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645484968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_register_bank_a_module nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_register_bank_a" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485215 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527645485215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645485299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645485299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_register_bank_b_module nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_register_bank_b" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_debug nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645485588 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527645485588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_break nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_break" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_xbrk nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_dbrk nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_itrace nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_dtrace nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_td_mode nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_cpu_cpu_nios2_oci_td_mode:nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_cpu_cpu_nios2_oci_td_mode:nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_fifo nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_pib nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_pib:the_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_pib:the_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645485996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_im nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_im:the_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_im:the_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_im" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_avalon_reg nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_ocimem nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_ocimem" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_ociram_sp_ram_module nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486195 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527645486195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645486279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645486279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_debug_slave_wrapper nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_debug_slave_tck nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_cpu_cpu_debug_slave_tck" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_debug_slave_sysclk nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "nios2_cpu_cpu_debug_slave_phy" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645486625 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527645486625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645486657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645487351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645487558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart nios2:niosDesign\|nios2_jtag_uart:jtag_uart " "Elaborating entity \"nios2_jtag_uart\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\"" {  } { { "nios2/synthesis/nios2.v" "jtag_uart" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645487668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_scfifo_w nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w " "Elaborating entity \"nios2_jtag_uart_scfifo_w\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "the_nios2_jtag_uart_scfifo_w" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645487701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "wfifo" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645488017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645488046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645488047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645488047 ""}  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527645488047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645488125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645488125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645488131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645488200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645488200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/zicheh/Desktop/lab4/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645488208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645488254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645488254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/zicheh/Desktop/lab4/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645488264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645488348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645488348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/zicheh/Desktop/lab4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645488362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645488454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645488454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/zicheh/Desktop/lab4/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645488464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645488567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645488567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/zicheh/Desktop/lab4/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645488578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_scfifo_r nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r " "Elaborating entity \"nios2_jtag_uart_scfifo_r\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "the_nios2_jtag_uart_scfifo_r" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645488631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "nios2_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489212 ""}  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527645489212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489299 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios2:niosDesign\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_loadi nios2:niosDesign\|nios2_loadi:loadi " "Elaborating entity \"nios2_loadi\" for hierarchy \"nios2:niosDesign\|nios2_loadi:loadi\"" {  } { { "nios2/synthesis/nios2.v" "loadi" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_onchip_mem nios2:niosDesign\|nios2_onchip_mem:onchip_mem " "Elaborating entity \"nios2_onchip_mem\" for hierarchy \"nios2:niosDesign\|nios2_onchip_mem:onchip_mem\"" {  } { { "nios2/synthesis/nios2.v" "onchip_mem" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_mem.v" "the_altsyncram" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_mem.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_onchip_mem.hex " "Parameter \"init_file\" = \"nios2_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527645489489 ""}  } { { "nios2/synthesis/submodules/nios2_onchip_mem.v" "" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527645489489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blm1 " "Found entity 1: altsyncram_blm1" {  } { { "db/altsyncram_blm1.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/altsyncram_blm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645489594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645489594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blm1 nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blm1:auto_generated " "Elaborating entity \"altsyncram_blm1\" for hierarchy \"nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645489599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645490735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645490735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blm1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blm1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_blm1.tdf" "decode3" { Text "C:/Users/zicheh/Desktop/lab4/db/altsyncram_blm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645490742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/zicheh/Desktop/lab4/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645490833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645490833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blm1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios2:niosDesign\|nios2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_blm1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_blm1.tdf" "mux2" { Text "C:/Users/zicheh/Desktop/lab4/db/altsyncram_blm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645490841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0 nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_mm_interconnect_0\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2/synthesis/nios2.v" "mm_interconnect_0" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645491545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645491906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645491939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645491967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches07_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches07_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "switches07_s1_translator" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router " "Elaborating entity \"nios2_mm_interconnect_0_router\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_default_decode nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001 nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_mm_interconnect_0_router_001\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_001" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001_default_decode nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002 nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_mm_interconnect_0_router_002\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_002" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002_default_decode nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_003 nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_mm_interconnect_0_router_003\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_003:router_003\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_003" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_003_default_decode nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_003:router_003\|nios2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_003:router_003\|nios2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux_001 nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645492983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux_001 nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_demux nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux_001 nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2:niosDesign\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_irq_mapper nios2:niosDesign\|nios2_irq_mapper:irq_mapper " "Elaborating entity \"nios2_irq_mapper\" for hierarchy \"nios2:niosDesign\|nios2_irq_mapper:irq_mapper\"" {  } { { "nios2/synthesis/nios2.v" "irq_mapper" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:niosDesign\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:niosDesign\|altera_reset_controller:rst_controller\"" {  } { { "nios2/synthesis/nios2.v" "rst_controller" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/nios2.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:niosDesign\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:niosDesign\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:niosDesign\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:niosDesign\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/zicheh/Desktop/lab4/nios2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk16 clk16:otherClock " "Elaborating entity \"clk16\" for hierarchy \"clk16:otherClock\"" {  } { { "DE1_SoC.sv" "otherClock" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "DE1_SoC.sv" "clk_div" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_SoC.sv(122) " "Verilog HDL assignment warning at DE1_SoC.sv(122): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527645493750 "|DE1_SoC|clock_divider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_parallel_serial_interface serial_parallel_serial_interface:busDesign " "Elaborating entity \"serial_parallel_serial_interface\" for hierarchy \"serial_parallel_serial_interface:busDesign\"" {  } { { "DE1_SoC.sv" "busDesign" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit serial_parallel_serial_interface:busDesign\|transmit:p_to_s " "Elaborating entity \"transmit\" for hierarchy \"serial_parallel_serial_interface:busDesign\|transmit:p_to_s\"" {  } { { "serial_parallel_serial_interface.sv" "p_to_s" { Text "C:/Users/zicheh/Desktop/lab4/serial_parallel_serial_interface.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_identification_counter serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic " "Elaborating entity \"bit_identification_counter\" for hierarchy \"serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\"" {  } { { "transmit.sv" "bic" { Text "C:/Users/zicheh/Desktop/lab4/transmit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_sample_counter serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc " "Elaborating entity \"bit_sample_counter\" for hierarchy \"serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\"" {  } { { "transmit.sv" "send_bsc" { Text "C:/Users/zicheh/Desktop/lab4/transmit.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_clock_control serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|sr_clock_control:srcc_p_to_s " "Elaborating entity \"sr_clock_control\" for hierarchy \"serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|sr_clock_control:srcc_p_to_s\"" {  } { { "transmit.sv" "srcc_p_to_s" { Text "C:/Users/zicheh/Desktop/lab4/transmit.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer " "Elaborating entity \"piso\" for hierarchy \"serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\"" {  } { { "transmit.sv" "piso_buffer" { Text "C:/Users/zicheh/Desktop/lab4/transmit.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_buffer serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|io_buffer:buffer " "Elaborating entity \"io_buffer\" for hierarchy \"serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|io_buffer:buffer\"" {  } { { "transmit.sv" "buffer" { Text "C:/Users/zicheh/Desktop/lab4/transmit.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive serial_parallel_serial_interface:busDesign\|receive:s_to_p " "Elaborating entity \"receive\" for hierarchy \"serial_parallel_serial_interface:busDesign\|receive:s_to_p\"" {  } { { "serial_parallel_serial_interface.sv" "s_to_p" { Text "C:/Users/zicheh/Desktop/lab4/serial_parallel_serial_interface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_detect serial_parallel_serial_interface:busDesign\|receive:s_to_p\|start_detect:detect " "Elaborating entity \"start_detect\" for hierarchy \"serial_parallel_serial_interface:busDesign\|receive:s_to_p\|start_detect:detect\"" {  } { { "receive.sv" "detect" { Text "C:/Users/zicheh/Desktop/lab4/receive.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645493990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo serial_parallel_serial_interface:busDesign\|receive:s_to_p\|sipo:sipo_buffer " "Elaborating entity \"sipo\" for hierarchy \"serial_parallel_serial_interface:busDesign\|receive:s_to_p\|sipo:sipo_buffer\"" {  } { { "receive.sv" "sipo_buffer" { Text "C:/Users/zicheh/Desktop/lab4/receive.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645494053 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "paraIn\[7\] " "Net \"paraIn\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC.sv" "paraIn\[7\]" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527645495392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "paraIn\[6\] " "Net \"paraIn\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC.sv" "paraIn\[6\]" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527645495392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "paraIn\[5\] " "Net \"paraIn\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC.sv" "paraIn\[5\]" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527645495392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "paraIn\[4\] " "Net \"paraIn\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC.sv" "paraIn\[4\]" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527645495392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "paraIn\[3\] " "Net \"paraIn\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC.sv" "paraIn\[3\]" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527645495392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "paraIn\[2\] " "Net \"paraIn\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC.sv" "paraIn\[2\]" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527645495392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "paraIn\[1\] " "Net \"paraIn\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC.sv" "paraIn\[1\]" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527645495392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "paraIn\[0\] " "Net \"paraIn\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC.sv" "paraIn\[0\]" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527645495392 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1527645495392 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527645495875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.29.18:58:20 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2018.05.29.18:58:20 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645500775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645503550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645503747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645505613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645505830 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645506045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645506287 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645506300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645506303 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527645507013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "C:/Users/zicheh/Desktop/lab4/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645507342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645507342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/zicheh/Desktop/lab4/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645507467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645507467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645507483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645507483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645507580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645507580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zicheh/Desktop/lab4/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645507697 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zicheh/Desktop/lab4/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645507697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645507697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527645507798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645507798 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1527645512033 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527645512201 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1527645512201 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527645512201 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1527645512201 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527645513231 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1527645513231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645513461 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO_0\[28\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO_0\[28\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 8 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1527645513758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "147 " "147 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527645515001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zicheh/Desktop/lab4/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/zicheh/Desktop/lab4/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645515988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527645519514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527645519514 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527645519926 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527645519926 "|DE1_SoC|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527645519926 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527645519926 "|DE1_SoC|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527645519926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1994 " "Implemented 1994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527645519935 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527645519935 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527645519935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1689 " "Implemented 1689 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527645519935 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1527645519935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527645519935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527645520032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 18:58:40 2018 " "Processing ended: Tue May 29 18:58:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527645520032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527645520032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527645520032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527645520032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527645522136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527645522137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 18:58:41 2018 " "Processing started: Tue May 29 18:58:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527645522137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527645522137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527645522137 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1527645522394 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1527645522395 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1527645522395 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1527645522655 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527645522745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527645522819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527645522819 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527645523391 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527645524033 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527645524109 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527645538942 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1130 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1130 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527645539199 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527645539199 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527645539200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527645539234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527645539238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527645539247 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527645539255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527645539255 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527645539260 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527645540665 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1527645540665 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527645540689 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/nios2_cpu_cpu.sdc " "Reading SDC File: 'nios2/synthesis/submodules/nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527645540695 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] CLOCK_50 " "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645540713 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527645540713 "|DE1_SoC|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:clk_div\|divided_clocks\[3\] " "Node: clock_divider:clk_div\|divided_clocks\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] clock_divider:clk_div\|divided_clocks\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] is being clocked by clock_divider:clk_div\|divided_clocks\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645540714 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527645540714 "|DE1_SoC|clock_divider:clk_div|divided_clocks[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk16:otherClock\|clkps " "Node: clk16:otherClock\|clkps was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clk_div\|divided_clocks\[3\] clk16:otherClock\|clkps " "Register clock_divider:clk_div\|divided_clocks\[3\] is being clocked by clk16:otherClock\|clkps" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645540714 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527645540714 "|DE1_SoC|clk16:otherClock|clkps"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Node: serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o is being clocked by serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645540714 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527645540714 "|DE1_SoC|serial_parallel_serial_interface:busDesign|transmit:p_to_s|bit_sample_counter:send_bsc|count_r[3]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527645540754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527645540755 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527645540762 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527645540762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527645540762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527645540762 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527645540762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527645540913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527645540918 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527645540918 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527645541135 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1527645541135 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527645541137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527645548998 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527645549720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527645555344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527645562552 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527645565878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527645565878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527645568023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527645576121 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527645576121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527645590379 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527645590379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527645590394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.31 " "Total time spent on timing analysis during the Fitter is 2.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527645594990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527645595084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527645596690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527645596692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527645598190 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527645605527 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527645605965 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/zicheh/Desktop/lab4/DE1_SoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zicheh/Desktop/lab4/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527645605992 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1527645605992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zicheh/Desktop/lab4/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file C:/Users/zicheh/Desktop/lab4/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527645606225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2711 " "Peak virtual memory: 2711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527645608185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 19:00:08 2018 " "Processing ended: Tue May 29 19:00:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527645608185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527645608185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527645608185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527645608185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527645609954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527645609954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 19:00:09 2018 " "Processing started: Tue May 29 19:00:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527645609954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527645609954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527645609954 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527645620638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527645621376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 19:00:21 2018 " "Processing ended: Tue May 29 19:00:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527645621376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527645621376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527645621376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527645621376 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527645622210 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527645623347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527645623348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 19:00:22 2018 " "Processing started: Tue May 29 19:00:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527645623348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645623348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645623348 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1527645623606 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645625437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645625505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645625505 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527645626436 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626436 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626462 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/nios2_cpu_cpu.sdc " "Reading SDC File: 'nios2/synthesis/submodules/nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626475 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] CLOCK_50 " "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645626500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626500 "|DE1_SoC|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:clk_div\|divided_clocks\[3\] " "Node: clock_divider:clk_div\|divided_clocks\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] clock_divider:clk_div\|divided_clocks\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] is being clocked by clock_divider:clk_div\|divided_clocks\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645626500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626500 "|DE1_SoC|clock_divider:clk_div|divided_clocks[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk16:otherClock\|clkps " "Node: clk16:otherClock\|clkps was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clk_div\|divided_clocks\[3\] clk16:otherClock\|clkps " "Register clock_divider:clk_div\|divided_clocks\[3\] is being clocked by clk16:otherClock\|clkps" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645626500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626500 "|DE1_SoC|clk16:otherClock|clkps"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Node: serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o is being clocked by serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645626500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626500 "|DE1_SoC|serial_parallel_serial_interface:busDesign|transmit:p_to_s|bit_sample_counter:send_bsc|count_r[3]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626659 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527645626672 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527645626697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.361 " "Worst-case setup slack is 12.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.361               0.000 altera_reserved_tck  " "   12.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 altera_reserved_tck  " "    0.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.893 " "Worst-case recovery slack is 14.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.893               0.000 altera_reserved_tck  " "   14.893               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.746 " "Worst-case removal slack is 0.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 altera_reserved_tck  " "    0.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.776 " "Worst-case minimum pulse width slack is 15.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.776               0.000 altera_reserved_tck  " "   15.776               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645626795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626795 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.492 ns " "Worst Case Available Settling Time: 62.492 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645626831 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626831 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527645626841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645626888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629537 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] CLOCK_50 " "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645629782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629782 "|DE1_SoC|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:clk_div\|divided_clocks\[3\] " "Node: clock_divider:clk_div\|divided_clocks\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] clock_divider:clk_div\|divided_clocks\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] is being clocked by clock_divider:clk_div\|divided_clocks\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645629782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629782 "|DE1_SoC|clock_divider:clk_div|divided_clocks[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk16:otherClock\|clkps " "Node: clk16:otherClock\|clkps was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clk_div\|divided_clocks\[3\] clk16:otherClock\|clkps " "Register clock_divider:clk_div\|divided_clocks\[3\] is being clocked by clk16:otherClock\|clkps" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645629782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629782 "|DE1_SoC|clk16:otherClock|clkps"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Node: serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o is being clocked by serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645629782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629782 "|DE1_SoC|serial_parallel_serial_interface:busDesign|transmit:p_to_s|bit_sample_counter:send_bsc|count_r[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.408 " "Worst-case setup slack is 12.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.408               0.000 altera_reserved_tck  " "   12.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 altera_reserved_tck  " "    0.107               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.953 " "Worst-case recovery slack is 14.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.953               0.000 altera_reserved_tck  " "   14.953               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.712 " "Worst-case removal slack is 0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 altera_reserved_tck  " "    0.712               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645629992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645629992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.779 " "Worst-case minimum pulse width slack is 15.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645630000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645630000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.779               0.000 altera_reserved_tck  " "   15.779               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645630000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645630000 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.547 ns " "Worst Case Available Settling Time: 62.547 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645630036 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645630036 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527645630046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645630270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645632671 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] CLOCK_50 " "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645632927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645632927 "|DE1_SoC|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:clk_div\|divided_clocks\[3\] " "Node: clock_divider:clk_div\|divided_clocks\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] clock_divider:clk_div\|divided_clocks\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] is being clocked by clock_divider:clk_div\|divided_clocks\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645632927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645632927 "|DE1_SoC|clock_divider:clk_div|divided_clocks[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk16:otherClock\|clkps " "Node: clk16:otherClock\|clkps was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clk_div\|divided_clocks\[3\] clk16:otherClock\|clkps " "Register clock_divider:clk_div\|divided_clocks\[3\] is being clocked by clk16:otherClock\|clkps" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645632927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645632927 "|DE1_SoC|clk16:otherClock|clkps"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Node: serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o is being clocked by serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645632927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645632927 "|DE1_SoC|serial_parallel_serial_interface:busDesign|transmit:p_to_s|bit_sample_counter:send_bsc|count_r[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.287 " "Worst-case setup slack is 14.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.287               0.000 altera_reserved_tck  " "   14.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.032 " "Worst-case hold slack is 0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 altera_reserved_tck  " "    0.032               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.831 " "Worst-case recovery slack is 15.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.831               0.000 altera_reserved_tck  " "   15.831               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.349 " "Worst-case removal slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 altera_reserved_tck  " "    0.349               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.758 " "Worst-case minimum pulse width slack is 15.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.758               0.000 altera_reserved_tck  " "   15.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633147 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.802 ns " "Worst Case Available Settling Time: 63.802 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633183 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633183 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527645633193 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] CLOCK_50 " "Register nios2:niosDesign\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_alu_result\[3\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645633510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633510 "|DE1_SoC|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:clk_div\|divided_clocks\[3\] " "Node: clock_divider:clk_div\|divided_clocks\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] clock_divider:clk_div\|divided_clocks\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_identification_counter:bic\|count_r\[0\] is being clocked by clock_divider:clk_div\|divided_clocks\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645633510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633510 "|DE1_SoC|clock_divider:clk_div|divided_clocks[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk16:otherClock\|clkps " "Node: clk16:otherClock\|clkps was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clk_div\|divided_clocks\[3\] clk16:otherClock\|clkps " "Register clock_divider:clk_div\|divided_clocks\[3\] is being clocked by clk16:otherClock\|clkps" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645633510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633510 "|DE1_SoC|clk16:otherClock|clkps"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Node: serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\] " "Register serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|piso:piso_buffer\|data_o is being clocked by serial_parallel_serial_interface:busDesign\|transmit:p_to_s\|bit_sample_counter:send_bsc\|count_r\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527645633510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633510 "|DE1_SoC|serial_parallel_serial_interface:busDesign|transmit:p_to_s|bit_sample_counter:send_bsc|count_r[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.542 " "Worst-case setup slack is 14.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.542               0.000 altera_reserved_tck  " "   14.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 altera_reserved_tck  " "    0.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.949 " "Worst-case recovery slack is 15.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.949               0.000 altera_reserved_tck  " "   15.949               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.294 " "Worst-case removal slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 altera_reserved_tck  " "    0.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.775 " "Worst-case minimum pulse width slack is 15.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.775               0.000 altera_reserved_tck  " "   15.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527645633718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633718 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.997 ns " "Worst Case Available Settling Time: 63.997 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527645633758 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645633758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645635914 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645635916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1150 " "Peak virtual memory: 1150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527645636070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 19:00:36 2018 " "Processing ended: Tue May 29 19:00:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527645636070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527645636070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527645636070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645636070 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527645636989 ""}
