<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>kernel_nlp_slr0</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>22862</Best-caseLatency>
            <Average-caseLatency>22862</Average-caseLatency>
            <Worst-caseLatency>22862</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.104 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.104 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.104 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>22790</DataflowPipelineThroughput>
            <Interval-min>22790</Interval-min>
            <Interval-max>22790</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:791</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>660</BRAM_18K>
            <DSP>1039</DSP>
            <FF>159865</FF>
            <LUT>168974</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WSTRB</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWADDR</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWLEN</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWSIZE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWBURST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWLOCK</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWCACHE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWPROT</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWQOS</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWREGION</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WDATA</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WSTRB</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WLAST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARADDR</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARLEN</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARSIZE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARBURST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARLOCK</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARCACHE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARPROT</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARQOS</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARREGION</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RDATA</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RLAST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RRESP</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BRESP</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWADDR</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWLEN</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWSIZE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWBURST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWLOCK</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWCACHE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWPROT</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWQOS</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWREGION</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WDATA</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WSTRB</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WLAST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARADDR</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARLEN</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARSIZE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARBURST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARLOCK</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARCACHE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARPROT</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARQOS</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARREGION</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RDATA</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RLAST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RRESP</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BRESP</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWADDR</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWLEN</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWSIZE</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWBURST</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWLOCK</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWCACHE</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWPROT</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWQOS</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWREGION</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WDATA</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WSTRB</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WLAST</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARADDR</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARLEN</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARSIZE</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARBURST</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARLOCK</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARCACHE</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARPROT</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARQOS</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARREGION</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RDATA</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RLAST</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RRESP</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BRESP</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWADDR</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWLEN</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWSIZE</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWBURST</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWLOCK</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWCACHE</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWPROT</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWQOS</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWREGION</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WDATA</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WSTRB</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WLAST</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARADDR</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARLEN</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARSIZE</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARBURST</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARLOCK</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARCACHE</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARPROT</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARQOS</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARREGION</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RDATA</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RLAST</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RRESP</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BRESP</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>kernel_nlp_slr0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc9_U0</InstName>
                    <ModuleName>entry_proc9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>190</ID>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task3_U0</InstName>
                    <ModuleName>load_vA_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>200</ID>
                    <BindInstances>add_ln12_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vx_for_task1_U0</InstName>
                    <ModuleName>load_vx_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>209</ID>
                    <BindInstances>add_ln47_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task1_U0</InstName>
                    <ModuleName>load_vA_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>218</ID>
                    <BindInstances>add_ln82_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT0_level0_U0</InstName>
                    <ModuleName>FT0_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>227</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_A_FT0_fu_1408</InstName>
                            <ModuleName>read_A_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1408</ID>
                            <BindInstances>add_ln365_1_fu_9912_p2 add_ln365_fu_9924_p2 mul_9ns_11ns_19_1_1_U15 mul_4ns_8ns_10_1_1_U16 add_ln369_fu_10024_p2 add_ln373_fu_10904_p2 add_ln377_fu_11559_p2 add_ln381_fu_11801_p2 add_ln366_fu_9968_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_read_x_FT0_fu_1862</InstName>
                            <ModuleName>read_x_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1862</ID>
                            <BindInstances>add_ln434_fu_314_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_FT0_level0_fu_1876</InstName>
                            <ModuleName>compute_FT0_level0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1876</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc8_U0</InstName>
                                    <ModuleName>entry_proc8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1744</ID>
                                </Instance>
                                <Instance>
                                    <InstName>task1_intra_U0</InstName>
                                    <ModuleName>task1_intra</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1972</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_task1_intra_Pipeline_VITIS_LOOP_323_1_fu_1778</InstName>
                                            <ModuleName>task1_intra_Pipeline_VITIS_LOOP_323_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1778</ID>
                                            <BindInstances>add_ln323_fu_5974_p2 add_ln331_fu_5992_p2 add_ln331_1_fu_6006_p2 add_ln331_2_fu_6020_p2 add_ln331_3_fu_6034_p2 add_ln331_4_fu_6048_p2 add_ln331_5_fu_6062_p2 add_ln331_6_fu_6076_p2 add_ln331_7_fu_6090_p2 add_ln331_8_fu_6104_p2 add_ln331_9_fu_6118_p2 add_ln331_10_fu_6132_p2 add_ln331_11_fu_6146_p2 add_ln331_12_fu_6160_p2 add_ln331_13_fu_6174_p2 add_ln331_14_fu_6188_p2 add_ln331_15_fu_6202_p2 add_ln331_16_fu_6216_p2 add_ln331_17_fu_6230_p2 add_ln331_18_fu_6244_p2 add_ln331_19_fu_6258_p2 add_ln331_20_fu_6272_p2 add_ln331_21_fu_6286_p2 add_ln331_22_fu_6300_p2 add_ln331_23_fu_6314_p2 add_ln331_24_fu_6328_p2 add_ln331_25_fu_6342_p2 add_ln331_26_fu_6356_p2 add_ln331_27_fu_6370_p2 add_ln331_28_fu_6384_p2 add_ln331_29_fu_6398_p2 add_ln331_30_fu_6412_p2 add_ln331_31_fu_6426_p2 add_ln331_32_fu_6440_p2 add_ln331_33_fu_6454_p2 add_ln331_34_fu_6468_p2 add_ln331_35_fu_6482_p2 add_ln331_36_fu_6496_p2 add_ln331_37_fu_6510_p2 add_ln331_38_fu_6524_p2 add_ln331_39_fu_6538_p2 add_ln331_40_fu_6552_p2 add_ln331_41_fu_6566_p2 add_ln331_42_fu_6580_p2 add_ln331_43_fu_6594_p2 add_ln331_44_fu_6608_p2 add_ln331_45_fu_6622_p2 add_ln331_46_fu_6636_p2 add_ln331_47_fu_6650_p2 add_ln331_48_fu_6664_p2 add_ln331_49_fu_6678_p2 add_ln331_50_fu_6692_p2 add_ln331_51_fu_6706_p2 add_ln331_52_fu_6720_p2 add_ln331_53_fu_6734_p2 add_ln331_54_fu_6748_p2 add_ln331_55_fu_6762_p2 fmul_32ns_32ns_32_4_max_dsp_1_U493 fmul_32ns_32ns_32_4_max_dsp_1_U494 fmul_32ns_32ns_32_4_max_dsp_1_U495 fmul_32ns_32ns_32_4_max_dsp_1_U496 fadd_32ns_32ns_32_5_full_dsp_1_U418 fadd_32ns_32ns_32_5_full_dsp_1_U419 fadd_32ns_32ns_32_5_full_dsp_1_U455 fadd_32ns_32ns_32_4_no_dsp_1_U474 fmul_32ns_32ns_32_4_max_dsp_1_U497 fmul_32ns_32ns_32_4_max_dsp_1_U498 fmul_32ns_32ns_32_4_max_dsp_1_U499 fmul_32ns_32ns_32_4_max_dsp_1_U500 fadd_32ns_32ns_32_5_full_dsp_1_U420 fadd_32ns_32ns_32_5_full_dsp_1_U421 fadd_32ns_32ns_32_5_full_dsp_1_U456 fadd_32ns_32ns_32_4_no_dsp_1_U475 fmul_32ns_32ns_32_4_max_dsp_1_U501 fmul_32ns_32ns_32_4_max_dsp_1_U502 fmul_32ns_32ns_32_4_max_dsp_1_U503 fmul_32ns_32ns_32_4_max_dsp_1_U504 fadd_32ns_32ns_32_5_full_dsp_1_U422 fadd_32ns_32ns_32_5_full_dsp_1_U423 fadd_32ns_32ns_32_5_full_dsp_1_U457 fadd_32ns_32ns_32_4_no_dsp_1_U476 fmul_32ns_32ns_32_4_max_dsp_1_U505 fmul_32ns_32ns_32_4_max_dsp_1_U506 fmul_32ns_32ns_32_4_max_dsp_1_U507 fmul_32ns_32ns_32_4_max_dsp_1_U508 fadd_32ns_32ns_32_5_full_dsp_1_U424 fadd_32ns_32ns_32_5_full_dsp_1_U425 fadd_32ns_32ns_32_5_full_dsp_1_U458 fadd_32ns_32ns_32_4_no_dsp_1_U477 fmul_32ns_32ns_32_4_max_dsp_1_U509 fmul_32ns_32ns_32_4_max_dsp_1_U510 fmul_32ns_32ns_32_4_max_dsp_1_U511 fmul_32ns_32ns_32_4_max_dsp_1_U512 fadd_32ns_32ns_32_5_full_dsp_1_U426 fadd_32ns_32ns_32_5_full_dsp_1_U427 fadd_32ns_32ns_32_5_full_dsp_1_U459 fadd_32ns_32ns_32_4_no_dsp_1_U478 fmul_32ns_32ns_32_4_max_dsp_1_U513 fmul_32ns_32ns_32_4_max_dsp_1_U514 fmul_32ns_32ns_32_4_max_dsp_1_U515 fmul_32ns_32ns_32_4_max_dsp_1_U516 fadd_32ns_32ns_32_5_full_dsp_1_U428 fadd_32ns_32ns_32_5_full_dsp_1_U429 fadd_32ns_32ns_32_5_full_dsp_1_U460 fadd_32ns_32ns_32_4_no_dsp_1_U479 fmul_32ns_32ns_32_4_max_dsp_1_U517 fmul_32ns_32ns_32_4_max_dsp_1_U518 fmul_32ns_32ns_32_4_max_dsp_1_U519 fmul_32ns_32ns_32_4_max_dsp_1_U520 fadd_32ns_32ns_32_5_full_dsp_1_U430 fadd_32ns_32ns_32_5_full_dsp_1_U431 fadd_32ns_32ns_32_5_full_dsp_1_U461 fadd_32ns_32ns_32_4_no_dsp_1_U480 fmul_32ns_32ns_32_4_max_dsp_1_U521 fmul_32ns_32ns_32_4_max_dsp_1_U522 fmul_32ns_32ns_32_4_max_dsp_1_U523 fmul_32ns_32ns_32_4_max_dsp_1_U524 fadd_32ns_32ns_32_5_full_dsp_1_U432 fadd_32ns_32ns_32_5_full_dsp_1_U433 fadd_32ns_32ns_32_5_full_dsp_1_U462 fadd_32ns_32ns_32_4_no_dsp_1_U481 fmul_32ns_32ns_32_4_max_dsp_1_U525 fmul_32ns_32ns_32_4_max_dsp_1_U526 fmul_32ns_32ns_32_4_max_dsp_1_U527 fmul_32ns_32ns_32_4_max_dsp_1_U528 fadd_32ns_32ns_32_5_full_dsp_1_U434 fadd_32ns_32ns_32_5_full_dsp_1_U435 fadd_32ns_32ns_32_5_full_dsp_1_U463 fadd_32ns_32ns_32_4_no_dsp_1_U482 fmul_32ns_32ns_32_4_max_dsp_1_U529 fmul_32ns_32ns_32_4_max_dsp_1_U530 fmul_32ns_32ns_32_4_max_dsp_1_U531 fmul_32ns_32ns_32_4_max_dsp_1_U532 fadd_32ns_32ns_32_5_full_dsp_1_U436 fadd_32ns_32ns_32_5_full_dsp_1_U437 fadd_32ns_32ns_32_5_full_dsp_1_U464 fadd_32ns_32ns_32_4_no_dsp_1_U483 fmul_32ns_32ns_32_4_max_dsp_1_U533 fmul_32ns_32ns_32_4_max_dsp_1_U534 fmul_32ns_32ns_32_4_max_dsp_1_U535 fmul_32ns_32ns_32_4_max_dsp_1_U536 fadd_32ns_32ns_32_5_full_dsp_1_U438 fadd_32ns_32ns_32_5_full_dsp_1_U439 fadd_32ns_32ns_32_5_full_dsp_1_U465 fadd_32ns_32ns_32_4_no_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U537 fmul_32ns_32ns_32_4_max_dsp_1_U538 fmul_32ns_32ns_32_4_max_dsp_1_U539 fmul_32ns_32ns_32_4_max_dsp_1_U540 fadd_32ns_32ns_32_5_full_dsp_1_U440 fadd_32ns_32ns_32_5_full_dsp_1_U441 fadd_32ns_32ns_32_5_full_dsp_1_U466 fadd_32ns_32ns_32_4_no_dsp_1_U485 fmul_32ns_32ns_32_4_max_dsp_1_U541 fmul_32ns_32ns_32_4_max_dsp_1_U542 fmul_32ns_32ns_32_4_max_dsp_1_U543 fmul_32ns_32ns_32_4_max_dsp_1_U544 fadd_32ns_32ns_32_5_full_dsp_1_U442 fadd_32ns_32ns_32_5_full_dsp_1_U443 fadd_32ns_32ns_32_5_full_dsp_1_U467 fadd_32ns_32ns_32_4_no_dsp_1_U486 fmul_32ns_32ns_32_4_max_dsp_1_U545 fmul_32ns_32ns_32_4_max_dsp_1_U546 fmul_32ns_32ns_32_4_max_dsp_1_U547 fmul_32ns_32ns_32_4_max_dsp_1_U548 fadd_32ns_32ns_32_5_full_dsp_1_U444 fadd_32ns_32ns_32_5_full_dsp_1_U445 fadd_32ns_32ns_32_5_full_dsp_1_U468 fadd_32ns_32ns_32_4_no_dsp_1_U487 fmul_32ns_32ns_32_4_max_dsp_1_U549 fmul_32ns_32ns_32_4_max_dsp_1_U550 fmul_32ns_32ns_32_4_max_dsp_1_U551 fmul_32ns_32ns_32_4_max_dsp_1_U552 fadd_32ns_32ns_32_5_full_dsp_1_U446 fadd_32ns_32ns_32_5_full_dsp_1_U447 fadd_32ns_32ns_32_5_full_dsp_1_U469 fadd_32ns_32ns_32_4_no_dsp_1_U488 fmul_32ns_32ns_32_4_max_dsp_1_U553 fmul_32ns_32ns_32_4_max_dsp_1_U554 fmul_32ns_32ns_32_4_max_dsp_1_U555 fmul_32ns_32ns_32_4_max_dsp_1_U556 fadd_32ns_32ns_32_5_full_dsp_1_U448 fadd_32ns_32ns_32_5_full_dsp_1_U449 fadd_32ns_32ns_32_5_full_dsp_1_U470 fadd_32ns_32ns_32_4_no_dsp_1_U489 fmul_32ns_32ns_32_4_max_dsp_1_U557 fmul_32ns_32ns_32_4_max_dsp_1_U558 fmul_32ns_32ns_32_4_max_dsp_1_U559 fmul_32ns_32ns_32_4_max_dsp_1_U560 fadd_32ns_32ns_32_5_full_dsp_1_U450 fadd_32ns_32ns_32_5_full_dsp_1_U451 fadd_32ns_32ns_32_5_full_dsp_1_U471 fadd_32ns_32ns_32_4_no_dsp_1_U490 fmul_32ns_32ns_32_4_max_dsp_1_U561 fmul_32ns_32ns_32_4_max_dsp_1_U562 fmul_32ns_32ns_32_4_max_dsp_1_U563 fmul_32ns_32ns_32_4_max_dsp_1_U564 fadd_32ns_32ns_32_5_full_dsp_1_U452 fadd_32ns_32ns_32_5_full_dsp_1_U453 fadd_32ns_32ns_32_5_full_dsp_1_U472 fadd_32ns_32ns_32_4_no_dsp_1_U491 fmul_32ns_32ns_32_4_max_dsp_1_U565 fmul_32ns_32ns_32_4_max_dsp_1_U566 fmul_32ns_32ns_32_4_max_dsp_1_U567 fmul_32ns_32ns_32_4_max_dsp_1_U493 fadd_32ns_32ns_32_5_full_dsp_1_U454 fadd_32ns_32ns_32_5_full_dsp_1_U418 fadd_32ns_32ns_32_5_full_dsp_1_U455 fadd_32ns_32ns_32_4_no_dsp_1_U474 fmul_32ns_32ns_32_4_max_dsp_1_U494 fmul_32ns_32ns_32_4_max_dsp_1_U495 fmul_32ns_32ns_32_4_max_dsp_1_U496 fmul_32ns_32ns_32_4_max_dsp_1_U497 fadd_32ns_32ns_32_5_full_dsp_1_U419 fadd_32ns_32ns_32_5_full_dsp_1_U420 fadd_32ns_32ns_32_5_full_dsp_1_U456 fadd_32ns_32ns_32_4_no_dsp_1_U475 fmul_32ns_32ns_32_4_max_dsp_1_U498 fmul_32ns_32ns_32_4_max_dsp_1_U499 fmul_32ns_32ns_32_4_max_dsp_1_U500 fmul_32ns_32ns_32_4_max_dsp_1_U501 fadd_32ns_32ns_32_5_full_dsp_1_U421 fadd_32ns_32ns_32_5_full_dsp_1_U422 fadd_32ns_32ns_32_5_full_dsp_1_U457 fadd_32ns_32ns_32_4_no_dsp_1_U476 fmul_32ns_32ns_32_4_max_dsp_1_U502 fmul_32ns_32ns_32_4_max_dsp_1_U503 fmul_32ns_32ns_32_4_max_dsp_1_U504 fmul_32ns_32ns_32_4_max_dsp_1_U505 fadd_32ns_32ns_32_5_full_dsp_1_U423 fadd_32ns_32ns_32_5_full_dsp_1_U424 fadd_32ns_32ns_32_5_full_dsp_1_U458 fadd_32ns_32ns_32_4_no_dsp_1_U477 fmul_32ns_32ns_32_4_max_dsp_1_U506 fmul_32ns_32ns_32_4_max_dsp_1_U507 fmul_32ns_32ns_32_4_max_dsp_1_U508 fmul_32ns_32ns_32_4_max_dsp_1_U509 fadd_32ns_32ns_32_5_full_dsp_1_U425 fadd_32ns_32ns_32_5_full_dsp_1_U426 fadd_32ns_32ns_32_5_full_dsp_1_U459 fadd_32ns_32ns_32_4_no_dsp_1_U478 fmul_32ns_32ns_32_4_max_dsp_1_U510 fmul_32ns_32ns_32_4_max_dsp_1_U511 fmul_32ns_32ns_32_4_max_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_5_full_dsp_1_U427 fadd_32ns_32ns_32_5_full_dsp_1_U428 fadd_32ns_32ns_32_5_full_dsp_1_U460 fadd_32ns_32ns_32_4_no_dsp_1_U479 fmul_32ns_32ns_32_4_max_dsp_1_U514 fmul_32ns_32ns_32_4_max_dsp_1_U515 fmul_32ns_32ns_32_4_max_dsp_1_U516 fmul_32ns_32ns_32_4_max_dsp_1_U517 fadd_32ns_32ns_32_5_full_dsp_1_U429 fadd_32ns_32ns_32_5_full_dsp_1_U430 fadd_32ns_32ns_32_5_full_dsp_1_U461 fadd_32ns_32ns_32_4_no_dsp_1_U480 fmul_32ns_32ns_32_4_max_dsp_1_U518 fmul_32ns_32ns_32_4_max_dsp_1_U519 fmul_32ns_32ns_32_4_max_dsp_1_U520 fmul_32ns_32ns_32_4_max_dsp_1_U521 fadd_32ns_32ns_32_5_full_dsp_1_U431 fadd_32ns_32ns_32_5_full_dsp_1_U432 fadd_32ns_32ns_32_5_full_dsp_1_U462 fadd_32ns_32ns_32_4_no_dsp_1_U481 fmul_32ns_32ns_32_4_max_dsp_1_U522 fmul_32ns_32ns_32_4_max_dsp_1_U523 fmul_32ns_32ns_32_4_max_dsp_1_U524 fmul_32ns_32ns_32_4_max_dsp_1_U525 fadd_32ns_32ns_32_5_full_dsp_1_U433 fadd_32ns_32ns_32_5_full_dsp_1_U434 fadd_32ns_32ns_32_5_full_dsp_1_U463 fadd_32ns_32ns_32_4_no_dsp_1_U482 fmul_32ns_32ns_32_4_max_dsp_1_U526 fmul_32ns_32ns_32_4_max_dsp_1_U527 fmul_32ns_32ns_32_4_max_dsp_1_U528 fmul_32ns_32ns_32_4_max_dsp_1_U529 fadd_32ns_32ns_32_5_full_dsp_1_U435 fadd_32ns_32ns_32_5_full_dsp_1_U436 fadd_32ns_32ns_32_5_full_dsp_1_U464 fadd_32ns_32ns_32_4_no_dsp_1_U483 fmul_32ns_32ns_32_4_max_dsp_1_U530 fmul_32ns_32ns_32_4_max_dsp_1_U531 fmul_32ns_32ns_32_4_max_dsp_1_U532 fmul_32ns_32ns_32_4_max_dsp_1_U533 fadd_32ns_32ns_32_5_full_dsp_1_U437 fadd_32ns_32ns_32_5_full_dsp_1_U438 fadd_32ns_32ns_32_5_full_dsp_1_U465 fadd_32ns_32ns_32_4_no_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U534 fmul_32ns_32ns_32_4_max_dsp_1_U535 fmul_32ns_32ns_32_4_max_dsp_1_U536 fmul_32ns_32ns_32_4_max_dsp_1_U537 fadd_32ns_32ns_32_5_full_dsp_1_U439 fadd_32ns_32ns_32_5_full_dsp_1_U440 fadd_32ns_32ns_32_5_full_dsp_1_U466 fadd_32ns_32ns_32_4_no_dsp_1_U485 fmul_32ns_32ns_32_4_max_dsp_1_U538 fmul_32ns_32ns_32_4_max_dsp_1_U539 fmul_32ns_32ns_32_4_max_dsp_1_U540 fmul_32ns_32ns_32_4_max_dsp_1_U541 fadd_32ns_32ns_32_5_full_dsp_1_U441 fadd_32ns_32ns_32_5_full_dsp_1_U442 fadd_32ns_32ns_32_5_full_dsp_1_U467 fadd_32ns_32ns_32_4_no_dsp_1_U486 fmul_32ns_32ns_32_4_max_dsp_1_U542 fmul_32ns_32ns_32_4_max_dsp_1_U543 fmul_32ns_32ns_32_4_max_dsp_1_U544 fmul_32ns_32ns_32_4_max_dsp_1_U545 fadd_32ns_32ns_32_5_full_dsp_1_U443 fadd_32ns_32ns_32_5_full_dsp_1_U444 fadd_32ns_32ns_32_5_full_dsp_1_U468 fadd_32ns_32ns_32_4_no_dsp_1_U487 fmul_32ns_32ns_32_4_max_dsp_1_U546 fmul_32ns_32ns_32_4_max_dsp_1_U547 fmul_32ns_32ns_32_4_max_dsp_1_U548 fmul_32ns_32ns_32_4_max_dsp_1_U549 fadd_32ns_32ns_32_5_full_dsp_1_U445 fadd_32ns_32ns_32_5_full_dsp_1_U446 fadd_32ns_32ns_32_5_full_dsp_1_U469 fadd_32ns_32ns_32_4_no_dsp_1_U488 fmul_32ns_32ns_32_4_max_dsp_1_U550 fmul_32ns_32ns_32_4_max_dsp_1_U551 fmul_32ns_32ns_32_4_max_dsp_1_U552 fmul_32ns_32ns_32_4_max_dsp_1_U553 fadd_32ns_32ns_32_5_full_dsp_1_U447 fadd_32ns_32ns_32_5_full_dsp_1_U448 fadd_32ns_32ns_32_5_full_dsp_1_U470 fadd_32ns_32ns_32_4_no_dsp_1_U489 fmul_32ns_32ns_32_4_max_dsp_1_U554 fmul_32ns_32ns_32_4_max_dsp_1_U555 fmul_32ns_32ns_32_4_max_dsp_1_U556 fmul_32ns_32ns_32_4_max_dsp_1_U557 fadd_32ns_32ns_32_5_full_dsp_1_U449 fadd_32ns_32ns_32_5_full_dsp_1_U450 fadd_32ns_32ns_32_5_full_dsp_1_U471 fadd_32ns_32ns_32_4_no_dsp_1_U490 fmul_32ns_32ns_32_4_max_dsp_1_U558 fmul_32ns_32ns_32_4_max_dsp_1_U559 fmul_32ns_32ns_32_4_max_dsp_1_U560 fmul_32ns_32ns_32_4_max_dsp_1_U561 fadd_32ns_32ns_32_5_full_dsp_1_U451 fadd_32ns_32ns_32_5_full_dsp_1_U452 fadd_32ns_32ns_32_5_full_dsp_1_U472 fadd_32ns_32ns_32_4_no_dsp_1_U491 fmul_32ns_32ns_32_4_max_dsp_1_U562 fmul_32ns_32ns_32_4_max_dsp_1_U563 fmul_32ns_32ns_32_4_max_dsp_1_U564 fmul_32ns_32ns_32_4_max_dsp_1_U565 fadd_32ns_32ns_32_5_full_dsp_1_U453 fadd_32ns_32ns_32_5_full_dsp_1_U454 fadd_32ns_32ns_32_5_full_dsp_1_U473 fadd_32ns_32ns_32_4_no_dsp_1_U492 fmul_32ns_32ns_32_4_max_dsp_1_U566 fmul_32ns_32ns_32_4_max_dsp_1_U567 fmul_32ns_32ns_32_4_max_dsp_1_U493 fmul_32ns_32ns_32_4_max_dsp_1_U494 fadd_32ns_32ns_32_5_full_dsp_1_U455 fadd_32ns_32ns_32_5_full_dsp_1_U418 fadd_32ns_32ns_32_5_full_dsp_1_U456 fadd_32ns_32ns_32_4_no_dsp_1_U474 fmul_32ns_32ns_32_4_max_dsp_1_U495 fmul_32ns_32ns_32_4_max_dsp_1_U496 fmul_32ns_32ns_32_4_max_dsp_1_U497 fmul_32ns_32ns_32_4_max_dsp_1_U498 fadd_32ns_32ns_32_5_full_dsp_1_U419 fadd_32ns_32ns_32_5_full_dsp_1_U420 fadd_32ns_32ns_32_5_full_dsp_1_U457 fadd_32ns_32ns_32_4_no_dsp_1_U475 fmul_32ns_32ns_32_4_max_dsp_1_U499 fmul_32ns_32ns_32_4_max_dsp_1_U500 fmul_32ns_32ns_32_4_max_dsp_1_U501 fmul_32ns_32ns_32_4_max_dsp_1_U502 fadd_32ns_32ns_32_5_full_dsp_1_U421 fadd_32ns_32ns_32_5_full_dsp_1_U422 fadd_32ns_32ns_32_5_full_dsp_1_U458 fadd_32ns_32ns_32_4_no_dsp_1_U476 fmul_32ns_32ns_32_4_max_dsp_1_U503 fmul_32ns_32ns_32_4_max_dsp_1_U504 fmul_32ns_32ns_32_4_max_dsp_1_U505 fmul_32ns_32ns_32_4_max_dsp_1_U506 fadd_32ns_32ns_32_5_full_dsp_1_U423 fadd_32ns_32ns_32_5_full_dsp_1_U424 fadd_32ns_32ns_32_5_full_dsp_1_U459 fadd_32ns_32ns_32_4_no_dsp_1_U477 fmul_32ns_32ns_32_4_max_dsp_1_U507 fmul_32ns_32ns_32_4_max_dsp_1_U508 fmul_32ns_32ns_32_4_max_dsp_1_U509 fmul_32ns_32ns_32_4_max_dsp_1_U510 fadd_32ns_32ns_32_5_full_dsp_1_U425 fadd_32ns_32ns_32_5_full_dsp_1_U426 fadd_32ns_32ns_32_5_full_dsp_1_U460 fadd_32ns_32ns_32_4_no_dsp_1_U478 fmul_32ns_32ns_32_4_max_dsp_1_U511 fmul_32ns_32ns_32_4_max_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fmul_32ns_32ns_32_4_max_dsp_1_U514 fadd_32ns_32ns_32_5_full_dsp_1_U427 fadd_32ns_32ns_32_5_full_dsp_1_U428 fadd_32ns_32ns_32_5_full_dsp_1_U461 fadd_32ns_32ns_32_4_no_dsp_1_U479 fmul_32ns_32ns_32_4_max_dsp_1_U515 fmul_32ns_32ns_32_4_max_dsp_1_U516 fmul_32ns_32ns_32_4_max_dsp_1_U517 fmul_32ns_32ns_32_4_max_dsp_1_U518 fadd_32ns_32ns_32_5_full_dsp_1_U429 fadd_32ns_32ns_32_5_full_dsp_1_U430 fadd_32ns_32ns_32_5_full_dsp_1_U462 fadd_32ns_32ns_32_4_no_dsp_1_U480 fmul_32ns_32ns_32_4_max_dsp_1_U519 fmul_32ns_32ns_32_4_max_dsp_1_U520 fmul_32ns_32ns_32_4_max_dsp_1_U521 fmul_32ns_32ns_32_4_max_dsp_1_U522 fadd_32ns_32ns_32_5_full_dsp_1_U431 fadd_32ns_32ns_32_5_full_dsp_1_U432 fadd_32ns_32ns_32_5_full_dsp_1_U463 fadd_32ns_32ns_32_4_no_dsp_1_U481 fmul_32ns_32ns_32_4_max_dsp_1_U523 fmul_32ns_32ns_32_4_max_dsp_1_U524 fmul_32ns_32ns_32_4_max_dsp_1_U525 fmul_32ns_32ns_32_4_max_dsp_1_U526 fadd_32ns_32ns_32_5_full_dsp_1_U433 fadd_32ns_32ns_32_5_full_dsp_1_U434 fadd_32ns_32ns_32_5_full_dsp_1_U464 fadd_32ns_32ns_32_4_no_dsp_1_U482 fmul_32ns_32ns_32_4_max_dsp_1_U527 fmul_32ns_32ns_32_4_max_dsp_1_U528 fmul_32ns_32ns_32_4_max_dsp_1_U529 fmul_32ns_32ns_32_4_max_dsp_1_U530 fadd_32ns_32ns_32_5_full_dsp_1_U435 fadd_32ns_32ns_32_5_full_dsp_1_U436 fadd_32ns_32ns_32_5_full_dsp_1_U465 fadd_32ns_32ns_32_4_no_dsp_1_U483 fmul_32ns_32ns_32_4_max_dsp_1_U531 fmul_32ns_32ns_32_4_max_dsp_1_U532 fmul_32ns_32ns_32_4_max_dsp_1_U533 fmul_32ns_32ns_32_4_max_dsp_1_U534 fadd_32ns_32ns_32_5_full_dsp_1_U437 fadd_32ns_32ns_32_5_full_dsp_1_U438 fadd_32ns_32ns_32_5_full_dsp_1_U466 fadd_32ns_32ns_32_4_no_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U535 fmul_32ns_32ns_32_4_max_dsp_1_U536 fmul_32ns_32ns_32_4_max_dsp_1_U537 fmul_32ns_32ns_32_4_max_dsp_1_U538 fadd_32ns_32ns_32_5_full_dsp_1_U439 fadd_32ns_32ns_32_5_full_dsp_1_U440 fadd_32ns_32ns_32_5_full_dsp_1_U467 fadd_32ns_32ns_32_4_no_dsp_1_U485 fmul_32ns_32ns_32_4_max_dsp_1_U539 fmul_32ns_32ns_32_4_max_dsp_1_U540 fmul_32ns_32ns_32_4_max_dsp_1_U541 fmul_32ns_32ns_32_4_max_dsp_1_U542 fadd_32ns_32ns_32_5_full_dsp_1_U441 fadd_32ns_32ns_32_5_full_dsp_1_U442 fadd_32ns_32ns_32_5_full_dsp_1_U468 fadd_32ns_32ns_32_4_no_dsp_1_U486 fmul_32ns_32ns_32_4_max_dsp_1_U543 fmul_32ns_32ns_32_4_max_dsp_1_U544 fmul_32ns_32ns_32_4_max_dsp_1_U545 fmul_32ns_32ns_32_4_max_dsp_1_U546 fadd_32ns_32ns_32_5_full_dsp_1_U443 fadd_32ns_32ns_32_5_full_dsp_1_U444 fadd_32ns_32ns_32_5_full_dsp_1_U469 fadd_32ns_32ns_32_4_no_dsp_1_U487 fmul_32ns_32ns_32_4_max_dsp_1_U547 fmul_32ns_32ns_32_4_max_dsp_1_U548 fmul_32ns_32ns_32_4_max_dsp_1_U549 fmul_32ns_32ns_32_4_max_dsp_1_U550 fadd_32ns_32ns_32_5_full_dsp_1_U445 fadd_32ns_32ns_32_5_full_dsp_1_U446 fadd_32ns_32ns_32_5_full_dsp_1_U470 fadd_32ns_32ns_32_4_no_dsp_1_U488 fmul_32ns_32ns_32_4_max_dsp_1_U551 fmul_32ns_32ns_32_4_max_dsp_1_U552 fmul_32ns_32ns_32_4_max_dsp_1_U553 fmul_32ns_32ns_32_4_max_dsp_1_U554 fadd_32ns_32ns_32_5_full_dsp_1_U447 fadd_32ns_32ns_32_5_full_dsp_1_U448 fadd_32ns_32ns_32_5_full_dsp_1_U471 fadd_32ns_32ns_32_4_no_dsp_1_U489 fmul_32ns_32ns_32_4_max_dsp_1_U555 fmul_32ns_32ns_32_4_max_dsp_1_U556 fmul_32ns_32ns_32_4_max_dsp_1_U557 fmul_32ns_32ns_32_4_max_dsp_1_U558 fadd_32ns_32ns_32_5_full_dsp_1_U449 fadd_32ns_32ns_32_5_full_dsp_1_U450 fadd_32ns_32ns_32_5_full_dsp_1_U472 fadd_32ns_32ns_32_4_no_dsp_1_U490 fmul_32ns_32ns_32_4_max_dsp_1_U559 fmul_32ns_32ns_32_4_max_dsp_1_U560 fmul_32ns_32ns_32_4_max_dsp_1_U561 fmul_32ns_32ns_32_4_max_dsp_1_U562 fadd_32ns_32ns_32_5_full_dsp_1_U451 fadd_32ns_32ns_32_5_full_dsp_1_U452 fadd_32ns_32ns_32_5_full_dsp_1_U473 fadd_32ns_32ns_32_4_no_dsp_1_U491 fmul_32ns_32ns_32_4_max_dsp_1_U563 fmul_32ns_32ns_32_4_max_dsp_1_U564 fmul_32ns_32ns_32_4_max_dsp_1_U565 fmul_32ns_32ns_32_4_max_dsp_1_U566 fadd_32ns_32ns_32_5_full_dsp_1_U453 fadd_32ns_32ns_32_5_full_dsp_1_U454 fadd_32ns_32ns_32_5_full_dsp_1_U473 fadd_32ns_32ns_32_4_no_dsp_1_U492</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>i_fu_2710_p2 i_55_fu_2720_p2 i_54_fu_2726_p2 i_53_fu_2732_p2 i_52_fu_2738_p2 i_51_fu_2744_p2 i_50_fu_2750_p2 i_49_fu_2756_p2 i_48_fu_2762_p2 i_47_fu_2768_p2 i_46_fu_2774_p2 i_45_fu_2780_p2 i_44_fu_2786_p2 i_43_fu_2792_p2 i_42_fu_2798_p2 i_41_fu_2804_p2 i_40_fu_2810_p2 i_39_fu_2816_p2 i_38_fu_2822_p2 i_37_fu_2828_p2 i_36_fu_2834_p2 i_35_fu_2840_p2 i_34_fu_2846_p2 i_33_fu_2852_p2 i_32_fu_2858_p2 i_31_fu_2864_p2 i_30_fu_2870_p2 i_29_fu_2876_p2 i_28_fu_2882_p2 i_27_fu_2888_p2 i_26_fu_2894_p2 i_25_fu_2900_p2 i_24_fu_2906_p2 i_23_fu_2912_p2 i_22_fu_2918_p2 i_21_fu_2924_p2 i_20_fu_2930_p2 i_19_fu_2936_p2 i_18_fu_2942_p2 i_17_fu_2948_p2 i_16_fu_2954_p2 i_15_fu_2960_p2 i_14_fu_2966_p2 i_13_fu_2972_p2 i_12_fu_2978_p2 i_11_fu_2984_p2 i_10_fu_2990_p2 i_9_fu_2996_p2 i_8_fu_3002_p2 mul_32ns_34ns_65_1_1_U967 mul_10s_8ns_10_1_1_U1023 mul_32ns_34ns_65_1_1_U968 mul_10s_8ns_10_1_1_U1024 mul_32ns_34ns_65_1_1_U969 mul_10s_8ns_10_1_1_U1025 mul_32ns_34ns_65_1_1_U970 mul_10s_8ns_10_1_1_U1026 mul_32ns_34ns_65_1_1_U971 mul_10s_8ns_10_1_1_U1027 mul_32ns_34ns_65_1_1_U972 mul_10s_8ns_10_1_1_U1028 mul_32ns_34ns_65_1_1_U973 mul_10s_8ns_10_1_1_U1029 mul_32ns_34ns_65_1_1_U974 mul_10s_8ns_10_1_1_U1030 mul_32ns_34ns_65_1_1_U975 mul_10s_8ns_10_1_1_U1031 mul_32ns_34ns_65_1_1_U976 mul_10s_8ns_10_1_1_U1032 mul_32ns_34ns_65_1_1_U977 mul_10s_8ns_10_1_1_U1033 mul_32ns_34ns_65_1_1_U978 mul_10s_8ns_10_1_1_U1034 mul_32ns_34ns_65_1_1_U979 mul_10s_8ns_10_1_1_U1035 mul_32ns_34ns_65_1_1_U980 mul_10s_8ns_10_1_1_U1036 mul_32ns_34ns_65_1_1_U981 mul_10s_8ns_10_1_1_U1037 mul_32ns_34ns_65_1_1_U982 mul_10s_8ns_10_1_1_U1038 mul_32ns_34ns_65_1_1_U983 mul_10s_8ns_10_1_1_U1039 mul_32ns_34ns_65_1_1_U984 mul_10s_8ns_10_1_1_U1040 mul_32ns_34ns_65_1_1_U985 mul_10s_8ns_10_1_1_U1041 mul_32ns_34ns_65_1_1_U986 mul_10s_8ns_10_1_1_U1042 mul_32ns_34ns_65_1_1_U987 mul_10s_8ns_10_1_1_U1043 mul_32ns_34ns_65_1_1_U988 mul_10s_8ns_10_1_1_U1044 mul_32ns_34ns_65_1_1_U989 mul_10s_8ns_10_1_1_U1045 mul_32ns_34ns_65_1_1_U990 mul_10s_8ns_10_1_1_U1046 mul_32ns_34ns_65_1_1_U991 mul_10s_8ns_10_1_1_U1047 mul_32ns_34ns_65_1_1_U992 mul_10s_8ns_10_1_1_U1048 mul_32ns_34ns_65_1_1_U993 mul_10s_8ns_10_1_1_U1049 mul_32ns_34ns_65_1_1_U994 mul_10s_8ns_10_1_1_U1050 mul_32ns_34ns_65_1_1_U995 mul_10s_8ns_10_1_1_U1051 mul_32ns_34ns_65_1_1_U996 mul_10s_8ns_10_1_1_U1052 mul_32ns_34ns_65_1_1_U997 mul_10s_8ns_10_1_1_U1053 mul_32ns_34ns_65_1_1_U998 mul_10s_8ns_10_1_1_U1054 mul_32ns_34ns_65_1_1_U999 mul_10s_8ns_10_1_1_U1055 mul_32ns_34ns_65_1_1_U1000 mul_10s_8ns_10_1_1_U1056 mul_32ns_34ns_65_1_1_U1001 mul_10s_8ns_10_1_1_U1057 mul_32ns_34ns_65_1_1_U1002 mul_10s_8ns_10_1_1_U1058 mul_32ns_34ns_65_1_1_U1003 mul_10s_8ns_10_1_1_U1059 mul_32ns_34ns_65_1_1_U1004 mul_10s_8ns_10_1_1_U1060 mul_32ns_34ns_65_1_1_U1005 mul_10s_8ns_10_1_1_U1061 mul_32ns_34ns_65_1_1_U1006 mul_10s_8ns_10_1_1_U1062 mul_32ns_34ns_65_1_1_U1007 mul_10s_8ns_10_1_1_U1063 mul_32ns_34ns_65_1_1_U1008 mul_10s_8ns_10_1_1_U1064 mul_32ns_34ns_65_1_1_U1009 mul_10s_8ns_10_1_1_U1065 mul_32ns_34ns_65_1_1_U1010 mul_10s_8ns_10_1_1_U1066 mul_32ns_34ns_65_1_1_U1011 mul_10s_8ns_10_1_1_U1067 mul_32ns_34ns_65_1_1_U1012 mul_10s_8ns_10_1_1_U1068 mul_32ns_34ns_65_1_1_U1013 mul_10s_8ns_10_1_1_U1069 mul_32ns_34ns_65_1_1_U1014 mul_10s_8ns_10_1_1_U1070 mul_32ns_34ns_65_1_1_U1015 mul_10s_8ns_10_1_1_U1071 mul_32ns_34ns_65_1_1_U1016 mul_10s_8ns_10_1_1_U1072 mul_32ns_34ns_65_1_1_U1017 mul_10s_8ns_10_1_1_U1073 mul_32ns_34ns_65_1_1_U1018 mul_10s_8ns_10_1_1_U1074 mul_32ns_34ns_65_1_1_U1019 mul_10s_8ns_10_1_1_U1075 mul_32ns_34ns_65_1_1_U1020 mul_10s_8ns_10_1_1_U1076 mul_32ns_34ns_65_1_1_U1021 mul_10s_8ns_10_1_1_U1077 mul_32ns_34ns_65_1_1_U1022 mul_10s_8ns_10_1_1_U1078</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT0_level0_Block_entry25_proc_U0</InstName>
                                    <ModuleName>compute_FT0_level0_Block_entry25_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2658</ID>
                                    <BindInstances>add_ln210_fu_18_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>write_tmp_FT0_U0</InstName>
                                    <ModuleName>write_tmp_FT0</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2664</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_write_tmp_FT0_Pipeline_VITIS_LOOP_650_1_fu_490</InstName>
                                            <ModuleName>write_tmp_FT0_Pipeline_VITIS_LOOP_650_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>490</ID>
                                            <BindInstances>add_ln650_fu_811_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>write_tmp_FT0_3_U0</InstName>
                                    <ModuleName>write_tmp_FT0_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2727</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_write_tmp_FT0_3_Pipeline_VITIS_LOOP_650_1_fu_490</InstName>
                                            <ModuleName>write_tmp_FT0_3_Pipeline_VITIS_LOOP_650_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>490</ID>
                                            <BindInstances>add_ln650_fu_811_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>tmp_1_0_val3_c_U tmp_1_0_val3_c13_U tmp_1_1_val5_c_U tmp_1_1_val5_c14_U tmp_1_2_val7_c_U tmp_1_2_val7_c15_U tmp_1_3_val9_c_U tmp_1_3_val9_c16_U tmp_1_4_val11_c_U tmp_1_4_val11_c17_U tmp_1_5_val13_c_U tmp_1_5_val13_c18_U tmp_1_6_val15_c_U tmp_1_6_val15_c19_U tmp_1_7_val17_c_U tmp_1_7_val17_c20_U tmp_1_8_val19_c_U tmp_1_8_val19_c21_U tmp_1_9_val21_c_U tmp_1_9_val21_c22_U tmp_1_10_val23_c_U tmp_1_10_val23_c23_U tmp_1_11_val25_c_U tmp_1_11_val25_c24_U tmp_1_12_val27_c_U tmp_1_12_val27_c25_U tmp_1_13_val29_c_U tmp_1_13_val29_c26_U tmp_1_14_val31_c_U tmp_1_14_val31_c27_U tmp_1_15_val33_c_U tmp_1_15_val33_c28_U tmp_1_16_val35_c_U tmp_1_16_val35_c29_U tmp_1_17_val37_c_U tmp_1_17_val37_c30_U tmp_1_18_val39_c_U tmp_1_18_val39_c31_U tmp_1_19_val41_c_U tmp_1_19_val41_c32_U tmp_1_20_val43_c_U tmp_1_20_val43_c33_U tmp_1_21_val45_c_U tmp_1_21_val45_c34_U tmp_1_22_val47_c_U tmp_1_22_val47_c35_U tmp_1_23_val49_c_U tmp_1_23_val49_c36_U tmp_1_24_val51_c_U tmp_1_24_val51_c37_U tmp_1_25_val53_c_U tmp_1_25_val53_c38_U tmp_1_26_val55_c_U tmp_1_26_val55_c39_U tmp_1_27_val57_c_U tmp_1_27_val57_c40_U tmp_1_28_val59_c_U tmp_1_28_val59_c41_U tmp_1_29_val61_c_U tmp_1_29_val61_c42_U tmp_1_30_val63_c_U tmp_1_30_val63_c43_U tmp_1_31_val65_c_U tmp_1_31_val65_c44_U tmp_1_32_val67_c_U tmp_1_32_val67_c45_U tmp_1_33_val69_c_U tmp_1_33_val69_c46_U tmp_1_34_val71_c_U tmp_1_34_val71_c47_U tmp_1_35_val73_c_U tmp_1_35_val73_c48_U tmp_1_36_val75_c_U tmp_1_36_val75_c49_U tmp_1_37_val77_c_U tmp_1_37_val77_c50_U tmp_1_38_val79_c_U tmp_1_38_val79_c51_U tmp_1_39_val81_c_U tmp_1_39_val81_c52_U tmp_1_40_val83_c_U tmp_1_40_val83_c53_U tmp_1_41_val85_c_U tmp_1_41_val85_c54_U tmp_1_42_val87_c_U tmp_1_42_val87_c55_U tmp_1_43_val89_c_U tmp_1_43_val89_c56_U tmp_1_44_val91_c_U tmp_1_44_val91_c57_U tmp_1_45_val93_c_U tmp_1_45_val93_c58_U tmp_1_46_val95_c_U tmp_1_46_val95_c59_U tmp_1_47_val97_c_U tmp_1_47_val97_c60_U tmp_1_48_val99_c_U tmp_1_48_val99_c61_U tmp_1_49_val101_c_U tmp_1_49_val101_c62_U tmp_1_50_val103_c_U tmp_1_50_val103_c63_U tmp_1_51_val105_c_U tmp_1_51_val105_c64_U tmp_1_52_val107_c_U tmp_1_52_val107_c65_U tmp_1_53_val109_c_U tmp_1_53_val109_c66_U tmp_1_54_val111_c_U tmp_1_54_val111_c67_U tmp_1_55_val113_c_U tmp_1_55_val113_c68_U add_ln210_loc_c_channel_U add_ln210_loc_c69_channel_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_tmp_FT0_1_fu_2225</InstName>
                            <ModuleName>write_tmp_FT0_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2225</ID>
                            <BindInstances>add_ln650_fu_811_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_tmp_FT0_1_fu_2287</InstName>
                            <ModuleName>write_tmp_FT0_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2287</ID>
                            <BindInstances>add_ln650_fu_811_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>A_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U A_8_U A_9_U A_10_U A_11_U A_12_U A_13_U A_14_U A_15_U A_16_U A_17_U A_18_U A_19_U A_20_U A_21_U A_22_U A_23_U A_24_U A_25_U A_26_U A_27_U A_28_U A_29_U A_30_U A_31_U A_32_U A_33_U A_34_U A_35_U A_36_U A_37_U A_38_U A_39_U A_40_U A_41_U A_42_U A_43_U A_44_U A_45_U A_46_U A_47_U A_48_U A_49_U A_50_U A_51_U A_52_U A_53_U A_54_U A_55_U A_56_U A_57_U A_58_U A_59_U A_60_U A_61_U A_62_U A_63_U A_64_U A_65_U A_66_U A_67_U A_68_U A_69_U A_70_U A_71_U A_72_U A_73_U A_74_U A_75_U A_76_U A_77_U A_78_U A_79_U A_80_U A_81_U A_82_U A_83_U A_84_U A_85_U A_86_U A_87_U A_88_U A_89_U A_90_U A_91_U A_92_U A_93_U A_94_U A_95_U A_96_U A_97_U A_98_U A_99_U A_100_U A_101_U A_102_U A_103_U A_104_U A_105_U A_106_U A_107_U A_108_U A_109_U A_110_U A_111_U A_112_U A_113_U A_114_U A_115_U A_116_U A_117_U A_118_U A_119_U A_120_U A_121_U A_122_U A_123_U A_124_U A_125_U A_126_U A_127_U A_128_U A_129_U A_130_U A_131_U A_132_U A_133_U A_134_U A_135_U A_136_U A_137_U A_138_U A_139_U A_140_U A_141_U A_142_U A_143_U A_144_U A_145_U A_146_U A_147_U A_148_U A_149_U A_150_U A_151_U A_152_U A_153_U A_154_U A_155_U A_156_U A_157_U A_158_U A_159_U A_160_U A_161_U A_162_U A_163_U A_164_U A_165_U A_166_U A_167_U A_168_U A_169_U A_170_U A_171_U A_172_U A_173_U A_174_U A_175_U A_176_U A_177_U A_178_U A_179_U A_180_U A_181_U A_182_U A_183_U A_184_U A_185_U A_186_U A_187_U A_188_U A_189_U A_190_U A_191_U A_192_U A_193_U A_194_U A_195_U A_196_U A_197_U A_198_U A_199_U A_200_U A_201_U A_202_U A_203_U A_204_U A_205_U A_206_U A_207_U A_208_U A_209_U A_210_U A_211_U A_212_U A_213_U A_214_U A_215_U A_216_U A_217_U A_218_U A_219_U A_220_U A_221_U A_222_U A_223_U x_U x_1_U x_2_U x_3_U i0_3_fu_3092_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT1_level0_U0</InstName>
                    <ModuleName>FT1_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>235</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_tmp_FT1_fu_2022</InstName>
                            <ModuleName>read_tmp_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2022</ID>
                            <BindInstances>add_ln499_1_fu_1207_p2 add_ln499_fu_1255_p2 mul_6ns_8ns_13_1_1_U2206 add_ln504_fu_1340_p2 mul_64ns_66ns_129_5_1_U2198 mul_64ns_66ns_129_5_1_U2199 mul_64ns_66ns_129_5_1_U2200 mul_64ns_66ns_129_5_1_U2201 mul_64ns_66ns_129_5_1_U2202 mul_64ns_66ns_129_5_1_U2203 mul_64ns_66ns_129_5_1_U2204 add_ln501_fu_1236_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_read_A_FT1_fu_2056</InstName>
                            <ModuleName>read_A_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2056</ID>
                            <BindInstances>add_ln575_fu_3539_p2 add_ln575_3_fu_3582_p2 add_ln575_4_fu_3549_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_FT1_level0_fu_2510</InstName>
                            <ModuleName>compute_FT1_level0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2510</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc_U0</InstName>
                                    <ModuleName>entry_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1238</ID>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT1_level0_Block_entry4_proc_U0</InstName>
                                    <ModuleName>compute_FT1_level0_Block_entry4_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1290</ID>
                                    <BindInstances>add_ln261_fu_18_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>read_A_FT1_4_U0</InstName>
                                    <ModuleName>read_A_FT1_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1296</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_read_A_FT1_4_Pipeline_VITIS_LOOP_575_1_fu_476</InstName>
                                            <ModuleName>read_A_FT1_4_Pipeline_VITIS_LOOP_575_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>476</ID>
                                            <BindInstances>add_ln575_fu_3539_p2 add_ln575_1_fu_3582_p2 add_ln575_2_fu_3549_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>task3_intra_U0</InstName>
                                    <ModuleName>task3_intra</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1751</ID>
                                    <BindInstances>add_ln349_fu_4772_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3010 fmul_32ns_32ns_32_4_max_dsp_1_U3010 fmul_32ns_32ns_32_4_max_dsp_1_U3011 fmul_32ns_32ns_32_4_max_dsp_1_U3012 fmul_32ns_32ns_32_4_max_dsp_1_U3013 fmul_32ns_32ns_32_4_max_dsp_1_U3014 fmul_32ns_32ns_32_4_max_dsp_1_U3015 fmul_32ns_32ns_32_4_max_dsp_1_U3011 fmul_32ns_32ns_32_4_max_dsp_1_U3016 fmul_32ns_32ns_32_4_max_dsp_1_U3017 fmul_32ns_32ns_32_4_max_dsp_1_U3018 fmul_32ns_32ns_32_4_max_dsp_1_U3019 fmul_32ns_32ns_32_4_max_dsp_1_U3020 fmul_32ns_32ns_32_4_max_dsp_1_U3021 fadd_32ns_32ns_32_5_full_dsp_1_U2934 fadd_32ns_32ns_32_5_full_dsp_1_U2955 fadd_32ns_32ns_32_5_full_dsp_1_U2935 fadd_32ns_32ns_32_5_full_dsp_1_U2936 fadd_32ns_32ns_32_5_full_dsp_1_U2956 fadd_32ns_32ns_32_5_full_dsp_1_U2986 fadd_32ns_32ns_32_5_full_dsp_1_U2937 fadd_32ns_32ns_32_5_full_dsp_1_U2957 fadd_32ns_32ns_32_5_full_dsp_1_U2938 fadd_32ns_32ns_32_5_full_dsp_1_U2939 fadd_32ns_32ns_32_5_full_dsp_1_U2958 fadd_32ns_32ns_32_5_full_dsp_1_U2987 fadd_32ns_32ns_32_5_full_dsp_1_U3003 fadd_32ns_32ns_32_4_no_dsp_1_U3004 fmul_32ns_32ns_32_4_max_dsp_1_U3012 fmul_32ns_32ns_32_4_max_dsp_1_U3022 fmul_32ns_32ns_32_4_max_dsp_1_U3023 fmul_32ns_32ns_32_4_max_dsp_1_U3024 fmul_32ns_32ns_32_4_max_dsp_1_U3025 fmul_32ns_32ns_32_4_max_dsp_1_U3026 fmul_32ns_32ns_32_4_max_dsp_1_U3027 fmul_32ns_32ns_32_4_max_dsp_1_U3013 fmul_32ns_32ns_32_4_max_dsp_1_U3028 fmul_32ns_32ns_32_4_max_dsp_1_U3029 fmul_32ns_32ns_32_4_max_dsp_1_U3030 fmul_32ns_32ns_32_4_max_dsp_1_U3031 fmul_32ns_32ns_32_4_max_dsp_1_U3032 fmul_32ns_32ns_32_4_max_dsp_1_U3033 fadd_32ns_32ns_32_5_full_dsp_1_U2940 fadd_32ns_32ns_32_5_full_dsp_1_U2959 fadd_32ns_32ns_32_5_full_dsp_1_U2941 fadd_32ns_32ns_32_5_full_dsp_1_U2942 fadd_32ns_32ns_32_5_full_dsp_1_U2960 fadd_32ns_32ns_32_5_full_dsp_1_U2988 fadd_32ns_32ns_32_5_full_dsp_1_U2943 fadd_32ns_32ns_32_5_full_dsp_1_U2961 fadd_32ns_32ns_32_5_full_dsp_1_U2944 fadd_32ns_32ns_32_5_full_dsp_1_U2945 fadd_32ns_32ns_32_5_full_dsp_1_U2962 fadd_32ns_32ns_32_5_full_dsp_1_U2989 fadd_32ns_32ns_32_5_full_dsp_1_U2998 fadd_32ns_32ns_32_4_no_dsp_1_U3004 fmul_32ns_32ns_32_4_max_dsp_1_U3014 fmul_32ns_32ns_32_4_max_dsp_1_U3034 fmul_32ns_32ns_32_4_max_dsp_1_U3035 fmul_32ns_32ns_32_4_max_dsp_1_U3036 fmul_32ns_32ns_32_4_max_dsp_1_U3037 fmul_32ns_32ns_32_4_max_dsp_1_U3038 fmul_32ns_32ns_32_4_max_dsp_1_U3039 fmul_32ns_32ns_32_4_max_dsp_1_U3015 fmul_32ns_32ns_32_4_max_dsp_1_U3040 fmul_32ns_32ns_32_4_max_dsp_1_U3041 fmul_32ns_32ns_32_4_max_dsp_1_U3042 fmul_32ns_32ns_32_4_max_dsp_1_U3043 fmul_32ns_32ns_32_4_max_dsp_1_U3044 fmul_32ns_32ns_32_4_max_dsp_1_U3045 fadd_32ns_32ns_32_5_full_dsp_1_U2946 fadd_32ns_32ns_32_5_full_dsp_1_U2963 fadd_32ns_32ns_32_5_full_dsp_1_U2947 fadd_32ns_32ns_32_5_full_dsp_1_U2948 fadd_32ns_32ns_32_5_full_dsp_1_U2964 fadd_32ns_32ns_32_5_full_dsp_1_U2990 fadd_32ns_32ns_32_5_full_dsp_1_U2949 fadd_32ns_32ns_32_5_full_dsp_1_U2965 fadd_32ns_32ns_32_5_full_dsp_1_U2950 fadd_32ns_32ns_32_5_full_dsp_1_U2951 fadd_32ns_32ns_32_5_full_dsp_1_U2966 fadd_32ns_32ns_32_5_full_dsp_1_U2991 fadd_32ns_32ns_32_5_full_dsp_1_U2999 fadd_32ns_32ns_32_4_no_dsp_1_U3005 fmul_32ns_32ns_32_4_max_dsp_1_U3016 fmul_32ns_32ns_32_4_max_dsp_1_U3046 fmul_32ns_32ns_32_4_max_dsp_1_U3047 fmul_32ns_32ns_32_4_max_dsp_1_U3048 fmul_32ns_32ns_32_4_max_dsp_1_U3049 fmul_32ns_32ns_32_4_max_dsp_1_U3050 fmul_32ns_32ns_32_4_max_dsp_1_U3051 fmul_32ns_32ns_32_4_max_dsp_1_U3017 fmul_32ns_32ns_32_4_max_dsp_1_U3052 fmul_32ns_32ns_32_4_max_dsp_1_U3053 fmul_32ns_32ns_32_4_max_dsp_1_U3054 fmul_32ns_32ns_32_4_max_dsp_1_U3055 fmul_32ns_32ns_32_4_max_dsp_1_U3056 fmul_32ns_32ns_32_4_max_dsp_1_U3057 fadd_32ns_32ns_32_5_full_dsp_1_U2952 fadd_32ns_32ns_32_5_full_dsp_1_U2967 fadd_32ns_32ns_32_5_full_dsp_1_U2953 fadd_32ns_32ns_32_5_full_dsp_1_U2954 fadd_32ns_32ns_32_5_full_dsp_1_U2968 fadd_32ns_32ns_32_5_full_dsp_1_U2992 fadd_32ns_32ns_32_5_full_dsp_1_U2955 fadd_32ns_32ns_32_5_full_dsp_1_U2969 fadd_32ns_32ns_32_5_full_dsp_1_U2956 fadd_32ns_32ns_32_5_full_dsp_1_U2957 fadd_32ns_32ns_32_5_full_dsp_1_U2970 fadd_32ns_32ns_32_5_full_dsp_1_U2993 fadd_32ns_32ns_32_5_full_dsp_1_U3000 fadd_32ns_32ns_32_4_no_dsp_1_U3006 fmul_32ns_32ns_32_4_max_dsp_1_U3018 fmul_32ns_32ns_32_4_max_dsp_1_U3058 fmul_32ns_32ns_32_4_max_dsp_1_U3059 fmul_32ns_32ns_32_4_max_dsp_1_U3060 fmul_32ns_32ns_32_4_max_dsp_1_U3061 fmul_32ns_32ns_32_4_max_dsp_1_U3062 fmul_32ns_32ns_32_4_max_dsp_1_U3063 fmul_32ns_32ns_32_4_max_dsp_1_U3019 fmul_32ns_32ns_32_4_max_dsp_1_U3064 fmul_32ns_32ns_32_4_max_dsp_1_U3065 fmul_32ns_32ns_32_4_max_dsp_1_U3066 fmul_32ns_32ns_32_4_max_dsp_1_U3067 fmul_32ns_32ns_32_4_max_dsp_1_U3068 fmul_32ns_32ns_32_4_max_dsp_1_U3069 fadd_32ns_32ns_32_5_full_dsp_1_U2958 fadd_32ns_32ns_32_5_full_dsp_1_U2971 fadd_32ns_32ns_32_5_full_dsp_1_U2959 fadd_32ns_32ns_32_5_full_dsp_1_U2960 fadd_32ns_32ns_32_5_full_dsp_1_U2972 fadd_32ns_32ns_32_5_full_dsp_1_U2994 fadd_32ns_32ns_32_5_full_dsp_1_U2961 fadd_32ns_32ns_32_5_full_dsp_1_U2973 fadd_32ns_32ns_32_5_full_dsp_1_U2962 fadd_32ns_32ns_32_5_full_dsp_1_U2963 fadd_32ns_32ns_32_5_full_dsp_1_U2974 fadd_32ns_32ns_32_5_full_dsp_1_U2995 fadd_32ns_32ns_32_5_full_dsp_1_U3001 fadd_32ns_32ns_32_4_no_dsp_1_U3007 fmul_32ns_32ns_32_4_max_dsp_1_U3020 fmul_32ns_32ns_32_4_max_dsp_1_U3070 fmul_32ns_32ns_32_4_max_dsp_1_U3071 fmul_32ns_32ns_32_4_max_dsp_1_U3072 fmul_32ns_32ns_32_4_max_dsp_1_U3073 fmul_32ns_32ns_32_4_max_dsp_1_U3074 fmul_32ns_32ns_32_4_max_dsp_1_U3075 fmul_32ns_32ns_32_4_max_dsp_1_U3021 fmul_32ns_32ns_32_4_max_dsp_1_U3076 fmul_32ns_32ns_32_4_max_dsp_1_U3077 fmul_32ns_32ns_32_4_max_dsp_1_U3078 fmul_32ns_32ns_32_4_max_dsp_1_U3079 fmul_32ns_32ns_32_4_max_dsp_1_U3080 fmul_32ns_32ns_32_4_max_dsp_1_U3081 fadd_32ns_32ns_32_5_full_dsp_1_U2964 fadd_32ns_32ns_32_5_full_dsp_1_U2975 fadd_32ns_32ns_32_5_full_dsp_1_U2965 fadd_32ns_32ns_32_5_full_dsp_1_U2966 fadd_32ns_32ns_32_5_full_dsp_1_U2976 fadd_32ns_32ns_32_5_full_dsp_1_U2996 fadd_32ns_32ns_32_5_full_dsp_1_U2967 fadd_32ns_32ns_32_5_full_dsp_1_U2977 fadd_32ns_32ns_32_5_full_dsp_1_U2968 fadd_32ns_32ns_32_5_full_dsp_1_U2969 fadd_32ns_32ns_32_5_full_dsp_1_U2978 fadd_32ns_32ns_32_5_full_dsp_1_U2997 fadd_32ns_32ns_32_5_full_dsp_1_U3002 fadd_32ns_32ns_32_4_no_dsp_1_U3008 fmul_32ns_32ns_32_4_max_dsp_1_U3022 fmul_32ns_32ns_32_4_max_dsp_1_U3082 fmul_32ns_32ns_32_4_max_dsp_1_U3083 fmul_32ns_32ns_32_4_max_dsp_1_U3084 fmul_32ns_32ns_32_4_max_dsp_1_U3010 fmul_32ns_32ns_32_4_max_dsp_1_U3011 fmul_32ns_32ns_32_4_max_dsp_1_U3012 fmul_32ns_32ns_32_4_max_dsp_1_U3023 fmul_32ns_32ns_32_4_max_dsp_1_U3013 fmul_32ns_32ns_32_4_max_dsp_1_U3014 fmul_32ns_32ns_32_4_max_dsp_1_U3015 fmul_32ns_32ns_32_4_max_dsp_1_U3016 fmul_32ns_32ns_32_4_max_dsp_1_U3017 fmul_32ns_32ns_32_4_max_dsp_1_U3018 fadd_32ns_32ns_32_5_full_dsp_1_U2970 fadd_32ns_32ns_32_5_full_dsp_1_U2979 fadd_32ns_32ns_32_5_full_dsp_1_U2934 fadd_32ns_32ns_32_5_full_dsp_1_U2935 fadd_32ns_32ns_32_5_full_dsp_1_U2971 fadd_32ns_32ns_32_5_full_dsp_1_U2980 fadd_32ns_32ns_32_5_full_dsp_1_U2936 fadd_32ns_32ns_32_5_full_dsp_1_U2972 fadd_32ns_32ns_32_5_full_dsp_1_U2937 fadd_32ns_32ns_32_5_full_dsp_1_U2938 fadd_32ns_32ns_32_5_full_dsp_1_U2973 fadd_32ns_32ns_32_5_full_dsp_1_U2981 fadd_32ns_32ns_32_5_full_dsp_1_U3003 fadd_32ns_32ns_32_4_no_dsp_1_U3009 fmul_32ns_32ns_32_4_max_dsp_1_U3024 fmul_32ns_32ns_32_4_max_dsp_1_U3019 fmul_32ns_32ns_32_4_max_dsp_1_U3020 fmul_32ns_32ns_32_4_max_dsp_1_U3021 fmul_32ns_32ns_32_4_max_dsp_1_U3022 fmul_32ns_32ns_32_4_max_dsp_1_U3023 fmul_32ns_32ns_32_4_max_dsp_1_U3024 fmul_32ns_32ns_32_4_max_dsp_1_U3025 fmul_32ns_32ns_32_4_max_dsp_1_U3025 fmul_32ns_32ns_32_4_max_dsp_1_U3026 fmul_32ns_32ns_32_4_max_dsp_1_U3027 fmul_32ns_32ns_32_4_max_dsp_1_U3028 fmul_32ns_32ns_32_4_max_dsp_1_U3029 fmul_32ns_32ns_32_4_max_dsp_1_U3030 fadd_32ns_32ns_32_5_full_dsp_1_U2939 fadd_32ns_32ns_32_5_full_dsp_1_U2974 fadd_32ns_32ns_32_5_full_dsp_1_U2940 fadd_32ns_32ns_32_5_full_dsp_1_U2941 fadd_32ns_32ns_32_5_full_dsp_1_U2975 fadd_32ns_32ns_32_5_full_dsp_1_U2982 fadd_32ns_32ns_32_5_full_dsp_1_U2942 fadd_32ns_32ns_32_5_full_dsp_1_U2976 fadd_32ns_32ns_32_5_full_dsp_1_U2943 fadd_32ns_32ns_32_5_full_dsp_1_U2944 fadd_32ns_32ns_32_5_full_dsp_1_U2977 fadd_32ns_32ns_32_5_full_dsp_1_U2983 fadd_32ns_32ns_32_5_full_dsp_1_U2993 fadd_32ns_32ns_32_4_no_dsp_1_U3004 fmul_32ns_32ns_32_4_max_dsp_1_U3026 fmul_32ns_32ns_32_4_max_dsp_1_U3031 fmul_32ns_32ns_32_4_max_dsp_1_U3032 fmul_32ns_32ns_32_4_max_dsp_1_U3033 fmul_32ns_32ns_32_4_max_dsp_1_U3034 fmul_32ns_32ns_32_4_max_dsp_1_U3035 fmul_32ns_32ns_32_4_max_dsp_1_U3036 fmul_32ns_32ns_32_4_max_dsp_1_U3027 fmul_32ns_32ns_32_4_max_dsp_1_U3037 fmul_32ns_32ns_32_4_max_dsp_1_U3038 fmul_32ns_32ns_32_4_max_dsp_1_U3039 fmul_32ns_32ns_32_4_max_dsp_1_U3040 fmul_32ns_32ns_32_4_max_dsp_1_U3041 fmul_32ns_32ns_32_4_max_dsp_1_U3042 fadd_32ns_32ns_32_5_full_dsp_1_U2945 fadd_32ns_32ns_32_5_full_dsp_1_U2978 fadd_32ns_32ns_32_5_full_dsp_1_U2946 fadd_32ns_32ns_32_5_full_dsp_1_U2947 fadd_32ns_32ns_32_5_full_dsp_1_U2979 fadd_32ns_32ns_32_5_full_dsp_1_U2984 fadd_32ns_32ns_32_5_full_dsp_1_U2948 fadd_32ns_32ns_32_5_full_dsp_1_U2980 fadd_32ns_32ns_32_5_full_dsp_1_U2949 fadd_32ns_32ns_32_5_full_dsp_1_U2950 fadd_32ns_32ns_32_5_full_dsp_1_U2981 fadd_32ns_32ns_32_5_full_dsp_1_U2985 fadd_32ns_32ns_32_5_full_dsp_1_U2994 fadd_32ns_32ns_32_4_no_dsp_1_U3005 fmul_32ns_32ns_32_4_max_dsp_1_U3028 fmul_32ns_32ns_32_4_max_dsp_1_U3043 fmul_32ns_32ns_32_4_max_dsp_1_U3044 fmul_32ns_32ns_32_4_max_dsp_1_U3045 fmul_32ns_32ns_32_4_max_dsp_1_U3046 fmul_32ns_32ns_32_4_max_dsp_1_U3047 fmul_32ns_32ns_32_4_max_dsp_1_U3048 fmul_32ns_32ns_32_4_max_dsp_1_U3029 fmul_32ns_32ns_32_4_max_dsp_1_U3049 fmul_32ns_32ns_32_4_max_dsp_1_U3050 fmul_32ns_32ns_32_4_max_dsp_1_U3051 fmul_32ns_32ns_32_4_max_dsp_1_U3052 fmul_32ns_32ns_32_4_max_dsp_1_U3053 fmul_32ns_32ns_32_4_max_dsp_1_U3054 fadd_32ns_32ns_32_5_full_dsp_1_U2951 fadd_32ns_32ns_32_5_full_dsp_1_U2982 fadd_32ns_32ns_32_5_full_dsp_1_U2952 fadd_32ns_32ns_32_5_full_dsp_1_U2953 fadd_32ns_32ns_32_5_full_dsp_1_U2983 fadd_32ns_32ns_32_5_full_dsp_1_U2986 fadd_32ns_32ns_32_5_full_dsp_1_U2954 fadd_32ns_32ns_32_5_full_dsp_1_U2984 fadd_32ns_32ns_32_5_full_dsp_1_U2955 fadd_32ns_32ns_32_5_full_dsp_1_U2956 fadd_32ns_32ns_32_5_full_dsp_1_U2985 fadd_32ns_32ns_32_5_full_dsp_1_U2987 fadd_32ns_32ns_32_5_full_dsp_1_U2995 fadd_32ns_32ns_32_4_no_dsp_1_U3006 fmul_32ns_32ns_32_4_max_dsp_1_U3030 fmul_32ns_32ns_32_4_max_dsp_1_U3055 fmul_32ns_32ns_32_4_max_dsp_1_U3056 fmul_32ns_32ns_32_4_max_dsp_1_U3057 fmul_32ns_32ns_32_4_max_dsp_1_U3058 fmul_32ns_32ns_32_4_max_dsp_1_U3059 fmul_32ns_32ns_32_4_max_dsp_1_U3060 fmul_32ns_32ns_32_4_max_dsp_1_U3031 fmul_32ns_32ns_32_4_max_dsp_1_U3061 fmul_32ns_32ns_32_4_max_dsp_1_U3062 fmul_32ns_32ns_32_4_max_dsp_1_U3063 fmul_32ns_32ns_32_4_max_dsp_1_U3064 fmul_32ns_32ns_32_4_max_dsp_1_U3065 fmul_32ns_32ns_32_4_max_dsp_1_U3066 fadd_32ns_32ns_32_5_full_dsp_1_U2957 fadd_32ns_32ns_32_5_full_dsp_1_U2986 fadd_32ns_32ns_32_5_full_dsp_1_U2958 fadd_32ns_32ns_32_5_full_dsp_1_U2959 fadd_32ns_32ns_32_5_full_dsp_1_U2987 fadd_32ns_32ns_32_5_full_dsp_1_U2988 fadd_32ns_32ns_32_5_full_dsp_1_U2960 fadd_32ns_32ns_32_5_full_dsp_1_U2988 fadd_32ns_32ns_32_5_full_dsp_1_U2961 fadd_32ns_32ns_32_5_full_dsp_1_U2962 fadd_32ns_32ns_32_5_full_dsp_1_U2989 fadd_32ns_32ns_32_5_full_dsp_1_U2989 fadd_32ns_32ns_32_5_full_dsp_1_U2996 fadd_32ns_32ns_32_4_no_dsp_1_U3007 fmul_32ns_32ns_32_4_max_dsp_1_U3032 fmul_32ns_32ns_32_4_max_dsp_1_U3067 fmul_32ns_32ns_32_4_max_dsp_1_U3068 fmul_32ns_32ns_32_4_max_dsp_1_U3069 fmul_32ns_32ns_32_4_max_dsp_1_U3070 fmul_32ns_32ns_32_4_max_dsp_1_U3071 fmul_32ns_32ns_32_4_max_dsp_1_U3072 fmul_32ns_32ns_32_4_max_dsp_1_U3033 fmul_32ns_32ns_32_4_max_dsp_1_U3073 fmul_32ns_32ns_32_4_max_dsp_1_U3074 fmul_32ns_32ns_32_4_max_dsp_1_U3075 fmul_32ns_32ns_32_4_max_dsp_1_U3076 fmul_32ns_32ns_32_4_max_dsp_1_U3077 fmul_32ns_32ns_32_4_max_dsp_1_U3078 fadd_32ns_32ns_32_5_full_dsp_1_U2963 fadd_32ns_32ns_32_5_full_dsp_1_U2990 fadd_32ns_32ns_32_5_full_dsp_1_U2964 fadd_32ns_32ns_32_5_full_dsp_1_U2965 fadd_32ns_32ns_32_5_full_dsp_1_U2991 fadd_32ns_32ns_32_5_full_dsp_1_U2990 fadd_32ns_32ns_32_5_full_dsp_1_U2966 fadd_32ns_32ns_32_5_full_dsp_1_U2992 fadd_32ns_32ns_32_5_full_dsp_1_U2967 fadd_32ns_32ns_32_5_full_dsp_1_U2968 fadd_32ns_32ns_32_5_full_dsp_1_U2993 fadd_32ns_32ns_32_5_full_dsp_1_U2991 fadd_32ns_32ns_32_5_full_dsp_1_U2997 fadd_32ns_32ns_32_4_no_dsp_1_U3008 fmul_32ns_32ns_32_4_max_dsp_1_U3034 fmul_32ns_32ns_32_4_max_dsp_1_U3079 fmul_32ns_32ns_32_4_max_dsp_1_U3080 fmul_32ns_32ns_32_4_max_dsp_1_U3081 fmul_32ns_32ns_32_4_max_dsp_1_U3082 fmul_32ns_32ns_32_4_max_dsp_1_U3083 fmul_32ns_32ns_32_4_max_dsp_1_U3084 fmul_32ns_32ns_32_4_max_dsp_1_U3035 fmul_32ns_32ns_32_4_max_dsp_1_U3036 fmul_32ns_32ns_32_4_max_dsp_1_U3037 fmul_32ns_32ns_32_4_max_dsp_1_U3038 fmul_32ns_32ns_32_4_max_dsp_1_U3039 fmul_32ns_32ns_32_4_max_dsp_1_U3040 fmul_32ns_32ns_32_4_max_dsp_1_U3041 fadd_32ns_32ns_32_5_full_dsp_1_U2969 fadd_32ns_32ns_32_5_full_dsp_1_U2994 fadd_32ns_32ns_32_5_full_dsp_1_U2970 fadd_32ns_32ns_32_5_full_dsp_1_U2971 fadd_32ns_32ns_32_5_full_dsp_1_U2995 fadd_32ns_32ns_32_5_full_dsp_1_U2992 fadd_32ns_32ns_32_5_full_dsp_1_U2934 fadd_32ns_32ns_32_5_full_dsp_1_U2972 fadd_32ns_32ns_32_5_full_dsp_1_U2935 fadd_32ns_32ns_32_5_full_dsp_1_U2936 fadd_32ns_32ns_32_5_full_dsp_1_U2973 fadd_32ns_32ns_32_5_full_dsp_1_U2996 fadd_32ns_32ns_32_5_full_dsp_1_U2998 fadd_32ns_32ns_32_4_no_dsp_1_U3009 fmul_32ns_32ns_32_4_max_dsp_1_U3042 fmul_32ns_32ns_32_4_max_dsp_1_U3043 fmul_32ns_32ns_32_4_max_dsp_1_U3044 fmul_32ns_32ns_32_4_max_dsp_1_U3045 fmul_32ns_32ns_32_4_max_dsp_1_U3046 fmul_32ns_32ns_32_4_max_dsp_1_U3047 fmul_32ns_32ns_32_4_max_dsp_1_U3048 fmul_32ns_32ns_32_4_max_dsp_1_U3049 fmul_32ns_32ns_32_4_max_dsp_1_U3050 fmul_32ns_32ns_32_4_max_dsp_1_U3051 fmul_32ns_32ns_32_4_max_dsp_1_U3052 fmul_32ns_32ns_32_4_max_dsp_1_U3053 fmul_32ns_32ns_32_4_max_dsp_1_U3054 fmul_32ns_32ns_32_4_max_dsp_1_U3055 fadd_32ns_32ns_32_5_full_dsp_1_U2937 fadd_32ns_32ns_32_5_full_dsp_1_U2974 fadd_32ns_32ns_32_5_full_dsp_1_U2938 fadd_32ns_32ns_32_5_full_dsp_1_U2939 fadd_32ns_32ns_32_5_full_dsp_1_U2975 fadd_32ns_32ns_32_5_full_dsp_1_U2997 fadd_32ns_32ns_32_5_full_dsp_1_U2940 fadd_32ns_32ns_32_5_full_dsp_1_U2976 fadd_32ns_32ns_32_5_full_dsp_1_U2941 fadd_32ns_32ns_32_5_full_dsp_1_U2942 fadd_32ns_32ns_32_5_full_dsp_1_U2977 fadd_32ns_32ns_32_5_full_dsp_1_U2998 fadd_32ns_32ns_32_5_full_dsp_1_U2999 fadd_32ns_32ns_32_4_no_dsp_1_U3005 fmul_32ns_32ns_32_4_max_dsp_1_U3056 fmul_32ns_32ns_32_4_max_dsp_1_U3057 fmul_32ns_32ns_32_4_max_dsp_1_U3058 fmul_32ns_32ns_32_4_max_dsp_1_U3059 fmul_32ns_32ns_32_4_max_dsp_1_U3060 fmul_32ns_32ns_32_4_max_dsp_1_U3061 fmul_32ns_32ns_32_4_max_dsp_1_U3062 fmul_32ns_32ns_32_4_max_dsp_1_U3063 fmul_32ns_32ns_32_4_max_dsp_1_U3064 fmul_32ns_32ns_32_4_max_dsp_1_U3065 fmul_32ns_32ns_32_4_max_dsp_1_U3066 fmul_32ns_32ns_32_4_max_dsp_1_U3067 fmul_32ns_32ns_32_4_max_dsp_1_U3068 fmul_32ns_32ns_32_4_max_dsp_1_U3069 fadd_32ns_32ns_32_5_full_dsp_1_U2943 fadd_32ns_32ns_32_5_full_dsp_1_U2978 fadd_32ns_32ns_32_5_full_dsp_1_U2944 fadd_32ns_32ns_32_5_full_dsp_1_U2945 fadd_32ns_32ns_32_5_full_dsp_1_U2979 fadd_32ns_32ns_32_5_full_dsp_1_U2999 fadd_32ns_32ns_32_5_full_dsp_1_U2946 fadd_32ns_32ns_32_5_full_dsp_1_U2980 fadd_32ns_32ns_32_5_full_dsp_1_U2947 fadd_32ns_32ns_32_5_full_dsp_1_U2948 fadd_32ns_32ns_32_5_full_dsp_1_U2981 fadd_32ns_32ns_32_5_full_dsp_1_U3000 fadd_32ns_32ns_32_5_full_dsp_1_U3000 fadd_32ns_32ns_32_4_no_dsp_1_U3006 fmul_32ns_32ns_32_4_max_dsp_1_U3070 fmul_32ns_32ns_32_4_max_dsp_1_U3071 fmul_32ns_32ns_32_4_max_dsp_1_U3072 fmul_32ns_32ns_32_4_max_dsp_1_U3073 fmul_32ns_32ns_32_4_max_dsp_1_U3074 fmul_32ns_32ns_32_4_max_dsp_1_U3075 fmul_32ns_32ns_32_4_max_dsp_1_U3076 fmul_32ns_32ns_32_4_max_dsp_1_U3077 fmul_32ns_32ns_32_4_max_dsp_1_U3078 fmul_32ns_32ns_32_4_max_dsp_1_U3079 fmul_32ns_32ns_32_4_max_dsp_1_U3080 fmul_32ns_32ns_32_4_max_dsp_1_U3081 fmul_32ns_32ns_32_4_max_dsp_1_U3082 fmul_32ns_32ns_32_4_max_dsp_1_U3083 fadd_32ns_32ns_32_5_full_dsp_1_U2949 fadd_32ns_32ns_32_5_full_dsp_1_U2982 fadd_32ns_32ns_32_5_full_dsp_1_U2950 fadd_32ns_32ns_32_5_full_dsp_1_U2951 fadd_32ns_32ns_32_5_full_dsp_1_U2983 fadd_32ns_32ns_32_5_full_dsp_1_U3001 fadd_32ns_32ns_32_5_full_dsp_1_U2952 fadd_32ns_32ns_32_5_full_dsp_1_U2984 fadd_32ns_32ns_32_5_full_dsp_1_U2953 fadd_32ns_32ns_32_5_full_dsp_1_U2954 fadd_32ns_32ns_32_5_full_dsp_1_U2985 fadd_32ns_32ns_32_5_full_dsp_1_U3002 fadd_32ns_32ns_32_5_full_dsp_1_U3001 fadd_32ns_32ns_32_4_no_dsp_1_U3007</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT1_level0_Block_entry48_proc_U0</InstName>
                                    <ModuleName>compute_FT1_level0_Block_entry48_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2295</ID>
                                    <BindInstances>add_ln264_fu_12_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>write_y_FT1_2_U0</InstName>
                                    <ModuleName>write_y_FT1_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2300</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_1_0_val1_c_U y_1_1_val2_c_U y_1_2_val3_c_U y_1_3_val4_c_U y_1_4_val5_c_U y_1_5_val6_c_U y_1_6_val7_c_U y_1_7_val8_c_U y_1_8_val9_c_U y_1_9_val10_c_U y_1_10_val11_c_U y_1_11_val12_c_U y_1_12_val13_c_U y_1_13_val14_c_U y_1_14_val15_c_U y_1_15_val16_c_U j0_cast2_loc_channel_U add_ln261_loc_channel_U add_ln264_loc_channel_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>call_ln308_write_y_FT1_fu_3013</InstName>
                            <ModuleName>write_y_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3013</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>A_0_U A_0_1_U A_0_2_U A_0_3_U A_0_4_U A_0_5_U A_0_6_U A_0_7_U A_0_8_U A_0_9_U A_0_10_U A_0_11_U A_0_12_U A_0_13_U A_0_14_U A_0_15_U A_0_16_U A_0_17_U A_0_18_U A_0_19_U A_0_20_U A_0_21_U A_0_22_U A_0_23_U A_0_24_U A_0_25_U A_0_26_U A_0_27_U A_0_28_U A_0_29_U A_0_30_U A_0_31_U A_0_32_U A_0_33_U A_0_34_U A_0_35_U A_0_36_U A_0_37_U A_0_38_U A_0_39_U A_0_40_U A_0_41_U A_0_42_U A_0_43_U A_0_44_U A_0_45_U A_0_46_U A_0_47_U A_0_48_U A_0_49_U A_0_50_U A_0_51_U A_0_52_U A_0_53_U A_0_54_U A_0_55_U A_0_56_U A_0_57_U A_0_58_U A_0_59_U A_0_60_U A_0_61_U A_0_62_U A_0_63_U A_0_64_U A_0_65_U A_0_66_U A_0_67_U A_0_68_U A_0_69_U A_0_70_U A_0_71_U A_0_72_U A_0_73_U A_0_74_U A_0_75_U A_0_76_U A_0_77_U A_0_78_U A_0_79_U A_0_80_U A_0_81_U A_0_82_U A_0_83_U A_0_84_U A_0_85_U A_0_86_U A_0_87_U A_0_88_U A_0_89_U A_0_90_U A_0_91_U A_0_92_U A_0_93_U A_0_94_U A_0_95_U A_0_96_U A_0_97_U A_0_98_U A_0_99_U A_0_100_U A_0_101_U A_0_102_U A_0_103_U A_0_104_U A_0_105_U A_0_106_U A_0_107_U A_0_108_U A_0_109_U A_0_110_U A_0_111_U A_0_112_U A_0_113_U A_0_114_U A_0_115_U A_0_116_U A_0_117_U A_0_118_U A_0_119_U A_0_120_U A_0_121_U A_0_122_U A_0_123_U A_0_124_U A_0_125_U A_0_126_U A_0_127_U A_0_128_U A_0_129_U A_0_130_U A_0_131_U A_0_132_U A_0_133_U A_0_134_U A_0_135_U A_0_136_U A_0_137_U A_0_138_U A_0_139_U A_0_140_U A_0_141_U A_0_142_U A_0_143_U A_0_144_U A_0_145_U A_0_146_U A_0_147_U A_0_148_U A_0_149_U A_0_150_U A_0_151_U A_0_152_U A_0_153_U A_0_154_U A_0_155_U A_0_156_U A_0_157_U A_0_158_U A_0_159_U A_0_160_U A_0_161_U A_0_162_U A_0_163_U A_0_164_U A_0_165_U A_0_166_U A_0_167_U A_0_168_U A_0_169_U A_0_170_U A_0_171_U A_0_172_U A_0_173_U A_0_174_U A_0_175_U A_0_176_U A_0_177_U A_0_178_U A_0_179_U A_0_180_U A_0_181_U A_0_182_U A_0_183_U A_0_184_U A_0_185_U A_0_186_U A_0_187_U A_0_188_U A_0_189_U A_0_190_U A_0_191_U A_0_192_U A_0_193_U A_0_194_U A_0_195_U A_0_196_U A_0_197_U A_0_198_U A_0_199_U A_0_200_U A_0_201_U A_0_202_U A_0_203_U A_0_204_U A_0_205_U A_0_206_U A_0_207_U A_0_208_U A_0_209_U A_0_210_U A_0_211_U A_0_212_U A_0_213_U A_0_214_U A_0_215_U A_0_216_U A_0_217_U A_0_218_U A_0_219_U A_0_220_U A_0_221_U A_0_222_U A_0_223_U A_1_U A_1_1_U A_1_2_U A_1_3_U A_1_4_U A_1_5_U A_1_6_U A_1_7_U A_1_8_U A_1_9_U A_1_10_U A_1_11_U A_1_12_U A_1_13_U A_1_14_U A_1_15_U A_1_16_U A_1_17_U A_1_18_U A_1_19_U A_1_20_U A_1_21_U A_1_22_U A_1_23_U A_1_24_U A_1_25_U A_1_26_U A_1_27_U A_1_28_U A_1_29_U A_1_30_U A_1_31_U A_1_32_U A_1_33_U A_1_34_U A_1_35_U A_1_36_U A_1_37_U A_1_38_U A_1_39_U A_1_40_U A_1_41_U A_1_42_U A_1_43_U A_1_44_U A_1_45_U A_1_46_U A_1_47_U A_1_48_U A_1_49_U A_1_50_U A_1_51_U A_1_52_U A_1_53_U A_1_54_U A_1_55_U A_1_56_U A_1_57_U A_1_58_U A_1_59_U A_1_60_U A_1_61_U A_1_62_U A_1_63_U A_1_64_U A_1_65_U A_1_66_U A_1_67_U A_1_68_U A_1_69_U A_1_70_U A_1_71_U A_1_72_U A_1_73_U A_1_74_U A_1_75_U A_1_76_U A_1_77_U A_1_78_U A_1_79_U A_1_80_U A_1_81_U A_1_82_U A_1_83_U A_1_84_U A_1_85_U A_1_86_U A_1_87_U A_1_88_U A_1_89_U A_1_90_U A_1_91_U A_1_92_U A_1_93_U A_1_94_U A_1_95_U A_1_96_U A_1_97_U A_1_98_U A_1_99_U A_1_100_U A_1_101_U A_1_102_U A_1_103_U A_1_104_U A_1_105_U A_1_106_U A_1_107_U A_1_108_U A_1_109_U A_1_110_U A_1_111_U A_1_112_U A_1_113_U A_1_114_U A_1_115_U A_1_116_U A_1_117_U A_1_118_U A_1_119_U A_1_120_U A_1_121_U A_1_122_U A_1_123_U A_1_124_U A_1_125_U A_1_126_U A_1_127_U A_1_128_U A_1_129_U A_1_130_U A_1_131_U A_1_132_U A_1_133_U A_1_134_U A_1_135_U A_1_136_U A_1_137_U A_1_138_U A_1_139_U A_1_140_U A_1_141_U A_1_142_U A_1_143_U A_1_144_U A_1_145_U A_1_146_U A_1_147_U A_1_148_U A_1_149_U A_1_150_U A_1_151_U A_1_152_U A_1_153_U A_1_154_U A_1_155_U A_1_156_U A_1_157_U A_1_158_U A_1_159_U A_1_160_U A_1_161_U A_1_162_U A_1_163_U A_1_164_U A_1_165_U A_1_166_U A_1_167_U A_1_168_U A_1_169_U A_1_170_U A_1_171_U A_1_172_U A_1_173_U A_1_174_U A_1_175_U A_1_176_U A_1_177_U A_1_178_U A_1_179_U A_1_180_U A_1_181_U A_1_182_U A_1_183_U A_1_184_U A_1_185_U A_1_186_U A_1_187_U A_1_188_U A_1_189_U A_1_190_U A_1_191_U A_1_192_U A_1_193_U A_1_194_U A_1_195_U A_1_196_U A_1_197_U A_1_198_U A_1_199_U A_1_200_U A_1_201_U A_1_202_U A_1_203_U A_1_204_U A_1_205_U A_1_206_U A_1_207_U A_1_208_U A_1_209_U A_1_210_U A_1_211_U A_1_212_U A_1_213_U A_1_214_U A_1_215_U A_1_216_U A_1_217_U A_1_218_U A_1_219_U A_1_220_U A_1_221_U A_1_222_U A_1_223_U tmp_U tmp_1_U tmp_2_U tmp_3_U tmp_4_U tmp_5_U tmp_6_U tmp_7_U tmp_8_U tmp_9_U tmp_10_U tmp_11_U tmp_12_U tmp_13_U j0_3_fu_3129_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vtmp_for_task1_U0</InstName>
                    <ModuleName>store_vtmp_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>242</ID>
                    <BindInstances>add_ln117_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vy_for_task3_U0</InstName>
                    <ModuleName>store_vy_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>250</ID>
                    <BindInstances>add_ln152_fu_142_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>vtmp_for_task1_c_U vy_for_task3_c_U fifo_A_from_off_chip_to_S3_U fifo_x_from_off_chip_to_S1_U fifo_A_from_off_chip_to_S1_U fifo_tmp_from_task1_to_task3_U fifo_tmp_to_off_chip_U fifo_y_to_off_chip_U control_s_axi_U kernel_vA_for_task1_m_axi_U kernel_vA_for_task3_m_axi_U kernel_vtmp_for_task1_m_axi_U kernel_vx_for_task1_m_axi_U kernel_vy_for_task3_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.410</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_vA_for_task3</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10266</Best-caseLatency>
                    <Average-caseLatency>10266</Average-caseLatency>
                    <Worst-caseLatency>10266</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.659 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.659 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.659 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10266</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>10192</TripCount>
                        <Latency>10264</Latency>
                        <AbsoluteTimeLatency>46.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:12</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>804</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_119_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vx_for_task1</Name>
            <Loops>
                <VITIS_LOOP_47_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100</Best-caseLatency>
                    <Average-caseLatency>100</Average-caseLatency>
                    <Worst-caseLatency>100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.455 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.455 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.455 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1>
                        <Name>VITIS_LOOP_47_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>98</Latency>
                        <AbsoluteTimeLatency>0.445 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_1>
                            <Name>VITIS_LOOP_47_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:47</SourceLocation>
                        </VITIS_LOOP_47_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>795</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>144</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_119_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vA_for_task1</Name>
            <Loops>
                <VITIS_LOOP_82_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10266</Best-caseLatency>
                    <Average-caseLatency>10266</Average-caseLatency>
                    <Worst-caseLatency>10266</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.659 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.659 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.659 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10266</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_1>
                        <Name>VITIS_LOOP_82_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>10192</TripCount>
                        <Latency>10264</Latency>
                        <AbsoluteTimeLatency>46.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_1>
                            <Name>VITIS_LOOP_82_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:82</SourceLocation>
                        </VITIS_LOOP_82_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>803</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_119_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0</Name>
            <Loops>
                <VITIS_LOOP_365_1_VITIS_LOOP_366_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20397</Best-caseLatency>
                    <Average-caseLatency>20397</Average-caseLatency>
                    <Worst-caseLatency>20397</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.704 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.704 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.704 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20397</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_365_1_VITIS_LOOP_366_2>
                        <Name>VITIS_LOOP_365_1_VITIS_LOOP_366_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>10192</TripCount>
                        <Latency>20395</Latency>
                        <AbsoluteTimeLatency>92.695 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_365_1_VITIS_LOOP_366_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:366</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_365_1_VITIS_LOOP_366_2>
                            <Name>VITIS_LOOP_365_1_VITIS_LOOP_366_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:365</SourceLocation>
                        </VITIS_LOOP_365_1_VITIS_LOOP_366_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>703</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13109</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_1_VITIS_LOOP_366_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_1_fu_9912_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:365" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln365_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_1_VITIS_LOOP_366_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_fu_9924_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:365" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_365_1_VITIS_LOOP_366_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U15" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:365" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_365_1_VITIS_LOOP_366_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_10_1_1_U16" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:365" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln365_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_1_VITIS_LOOP_366_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_10024_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_1_VITIS_LOOP_366_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_10904_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:373" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_1_VITIS_LOOP_366_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln377_fu_11559_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_1_VITIS_LOOP_366_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln381_fu_11801_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:381" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_1_VITIS_LOOP_366_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_fu_9968_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:366" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln366"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_x_FT0</Name>
            <Loops>
                <VITIS_LOOP_434_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.836</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54</Best-caseLatency>
                    <Average-caseLatency>54</Average-caseLatency>
                    <Worst-caseLatency>54</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.245 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.245 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.245 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>54</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_434_1>
                        <Name>VITIS_LOOP_434_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>52</Latency>
                        <AbsoluteTimeLatency>0.236 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_434_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:434</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_434_1>
                            <Name>VITIS_LOOP_434_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:434</SourceLocation>
                        </VITIS_LOOP_434_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>360</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_434_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln434_fu_314_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:434" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln434"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1019</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task1_intra_Pipeline_VITIS_LOOP_323_1</Name>
            <Loops>
                <VITIS_LOOP_323_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>333</Best-caseLatency>
                    <Average-caseLatency>333</Average-caseLatency>
                    <Worst-caseLatency>333</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.513 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.513 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.513 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>333</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_323_1>
                        <Name>VITIS_LOOP_323_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>104</TripCount>
                        <Latency>331</Latency>
                        <AbsoluteTimeLatency>1.504 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_323_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:323</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_323_1>
                            <Name>VITIS_LOOP_323_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:323</SourceLocation>
                        </VITIS_LOOP_323_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>337</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>47119</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>32718</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_5974_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:323" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_fu_5992_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_1_fu_6006_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_2_fu_6020_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_3_fu_6034_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_4_fu_6048_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_5_fu_6062_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_6_fu_6076_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_7_fu_6090_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_8_fu_6104_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_9_fu_6118_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_10_fu_6132_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_11_fu_6146_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_12_fu_6160_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_13_fu_6174_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_14_fu_6188_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_15_fu_6202_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_16_fu_6216_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_17_fu_6230_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_18_fu_6244_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_19_fu_6258_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_20_fu_6272_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_21_fu_6286_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_22_fu_6300_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_23_fu_6314_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_24_fu_6328_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_25_fu_6342_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_26_fu_6356_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_27_fu_6370_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_28_fu_6384_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_29_fu_6398_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_30_fu_6412_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_31_fu_6426_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_32_fu_6440_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_33_fu_6454_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_34_fu_6468_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_35_fu_6482_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_36_fu_6496_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_37_fu_6510_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_38_fu_6524_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_39_fu_6538_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_40_fu_6552_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_41_fu_6566_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_42_fu_6580_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_43_fu_6594_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_44_fu_6608_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_45_fu_6622_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_46_fu_6636_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_47_fu_6650_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_48_fu_6664_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_49_fu_6678_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_50_fu_6692_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_51_fu_6706_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_52_fu_6720_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_53_fu_6734_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_54_fu_6748_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_323_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_55_fu_6762_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U493" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U494" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U495" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U496" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U418" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U419" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U455" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U474" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U497" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U498" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U499" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U500" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U420" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U421" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U456" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U475" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U501" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U502" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U503" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U504" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U422" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U423" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U457" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U476" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U505" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U506" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U507" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U508" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U424" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U425" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U458" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U477" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U509" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U510" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U511" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U512" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U426" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U427" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U459" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U478" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U514" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U515" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U516" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U428" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U429" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U460" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U479" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U517" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U518" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U519" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U520" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U430" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U431" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U461" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U480" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U521" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U522" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U523" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U524" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U432" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U433" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U462" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U481" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U525" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U526" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U527" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U528" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U434" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U435" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U463" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U482" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U529" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U530" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U531" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U532" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U436" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U437" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U464" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U483" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U533" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U535" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U536" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U438" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U439" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U465" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U484" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U537" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U538" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U539" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U540" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U440" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U441" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U466" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U485" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U541" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U542" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U543" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U544" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U442" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U443" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U467" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U486" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U545" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U546" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U547" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U548" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U444" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U445" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U468" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U487" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U549" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U550" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U551" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U552" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U446" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U447" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U469" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U488" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U553" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U554" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U555" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U556" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U448" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U449" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U470" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U489" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U557" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U558" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U559" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U560" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U450" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U451" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U471" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U490" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U561" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U562" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U563" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U564" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U452" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U453" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U472" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U491" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U565" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U566" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U567" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U493" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U454" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U418" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U455" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U474" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U494" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U495" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U496" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U497" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U419" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U420" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U456" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U475" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U498" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U499" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U500" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U501" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U421" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U422" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U457" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U476" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U502" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U503" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U504" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U505" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U423" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U424" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U458" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U477" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U506" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U507" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U508" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U509" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U425" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U426" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U459" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U478" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U510" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U511" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U512" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U427" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U428" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U460" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U479" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U514" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U515" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U516" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U517" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U429" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U430" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U461" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U480" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U518" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U519" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U520" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U521" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U431" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U432" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U462" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U481" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U522" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U523" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U524" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U525" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U433" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U434" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U463" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U482" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U526" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U527" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U528" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U529" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U435" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U436" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U464" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U483" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U530" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U531" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U532" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U533" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U437" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U438" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U465" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U484" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U535" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U536" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U537" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U439" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U440" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U466" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U485" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U538" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U539" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U540" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U541" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U441" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U442" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U467" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U486" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U542" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U543" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U544" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U545" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U443" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U444" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U468" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U487" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U546" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U547" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U548" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U549" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U445" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U446" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U469" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U488" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U550" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U551" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U552" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_33_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U553" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_33_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U447" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U448" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U470" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U489" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_33_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U554" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U555" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U556" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_34_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U557" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_34_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U449" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U450" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U471" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U490" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_34_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U558" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U559" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U560" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U561" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U451" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U452" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U472" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U491" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U562" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U563" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U564" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_36_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U565" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_36_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U453" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U454" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U473" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U492" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_36_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U566" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U567" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U493" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U494" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U455" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U418" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U456" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U474" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U495" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U496" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U497" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U498" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U419" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U420" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U457" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U475" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U499" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U500" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U501" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U502" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U421" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U422" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U458" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U476" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U503" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U504" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U505" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U506" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U423" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U424" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U459" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U477" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U507" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U508" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U509" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U510" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U425" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U426" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U460" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U478" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U511" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U512" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_42_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U514" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U427" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U428" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U461" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U479" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U515" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U516" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U517" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U518" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U429" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U430" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U462" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U480" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U519" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U520" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U521" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U522" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U431" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U432" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U463" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U481" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U523" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U524" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U525" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U526" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_45_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U433" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U434" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U464" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U482" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_45_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U527" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U528" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U529" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U530" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_46_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U435" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U436" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U465" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U483" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_46_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U531" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U532" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U533" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_47_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_47_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U437" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U438" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U466" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U484" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_47_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U535" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U536" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U537" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_48_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U538" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U439" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U440" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U467" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U485" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U539" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U540" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U541" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U542" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U441" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U442" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U468" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U486" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U543" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U544" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U545" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U546" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_50_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U443" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U444" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U469" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U487" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_50_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U547" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U548" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U549" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U550" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U445" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U446" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U470" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U488" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U551" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U552" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U553" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U554" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_52_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U447" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U448" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U471" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U489" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_52_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U555" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U556" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U557" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U558" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U449" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U450" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U472" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U490" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U559" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U560" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U561" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U562" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U451" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U452" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U473" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U491" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U563" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U564" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U565" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U566" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U453" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U454" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U473" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_323_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U492" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_55_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task1_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>338</Best-caseLatency>
                    <Average-caseLatency>338</Average-caseLatency>
                    <Worst-caseLatency>338</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.536 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.536 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.536 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>338</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>561</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>50430</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>38925</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="i_fu_2710_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_55_fu_2720_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_54_fu_2726_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_53_fu_2732_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_52_fu_2738_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_51_fu_2744_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_50_fu_2750_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_49_fu_2756_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_48_fu_2762_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_47_fu_2768_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_46_fu_2774_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_45_fu_2780_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_44_fu_2786_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_43_fu_2792_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_42_fu_2798_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_41_fu_2804_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_40_fu_2810_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_39_fu_2816_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_38_fu_2822_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_37_fu_2828_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_2834_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_35_fu_2840_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_34_fu_2846_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_33_fu_2852_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_32_fu_2858_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_31_fu_2864_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_30_fu_2870_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_29_fu_2876_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_2882_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_27_fu_2888_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_26_fu_2894_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_25_fu_2900_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_24_fu_2906_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_23_fu_2912_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_22_fu_2918_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_21_fu_2924_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_20_fu_2930_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_19_fu_2936_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_2942_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_17_fu_2948_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_2954_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_2960_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_2966_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_2972_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_2978_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_2984_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_2990_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_2996_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_3002_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U967" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1023" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U968" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1024" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U969" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1025" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U970" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1026" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U971" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1027" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U972" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1028" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U973" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1029" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U974" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1030" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U975" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1031" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U976" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1032" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U977" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1033" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U978" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1034" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U979" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1035" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U980" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1036" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U981" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1037" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U982" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1038" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U983" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1039" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U984" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1040" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U985" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1041" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U986" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1042" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U987" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1043" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U988" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1044" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U989" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1045" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U990" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1046" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U991" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1047" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U992" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1048" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U993" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1049" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U994" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1050" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U995" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1051" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U996" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1052" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U997" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1053" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U998" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1054" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U999" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1055" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1000" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1056" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1001" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1057" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1002" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1058" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1003" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1059" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1004" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1060" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1005" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1061" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1006" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1062" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1007" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1063" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1008" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1064" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1009" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1065" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1010" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1066" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1011" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1067" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1012" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1068" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1013" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1069" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1014" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1070" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1015" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1071" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1016" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1072" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1017" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1073" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1018" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1074" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1019" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1075" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1020" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1076" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1021" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1077" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U1022" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_10_1_1_U1078" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln331_55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT0_level0_Block_entry25_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.572</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:210</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>41</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_18_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:210" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln210"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_Pipeline_VITIS_LOOP_650_1</Name>
            <Loops>
                <VITIS_LOOP_650_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.480</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.905 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.905 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.905 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_650_1>
                        <Name>VITIS_LOOP_650_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>7</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>31.815 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_650_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:650~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:210</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_650_1>
                            <Name>VITIS_LOOP_650_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:650~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:210</SourceLocation>
                        </VITIS_LOOP_650_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>265</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>371</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_650_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln650_fu_811_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:650" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln650"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.270 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.450 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:647~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:210</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2062</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>911</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_tmp_FT0_3_Pipeline_VITIS_LOOP_650_1</Name>
            <Loops>
                <VITIS_LOOP_650_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.480</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.905 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.905 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.905 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_650_1>
                        <Name>VITIS_LOOP_650_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>7</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>31.815 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_650_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:650~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:211</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_650_1>
                            <Name>VITIS_LOOP_650_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:650~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:211</SourceLocation>
                        </VITIS_LOOP_650_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>265</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>371</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_650_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln650_fu_811_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:650" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln650"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.270 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.450 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:647~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:211</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2062</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>911</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT0_level0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>338</Best-caseLatency>
                    <Average-caseLatency>338</Average-caseLatency>
                    <Worst-caseLatency>338</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.536 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.536 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.536 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>339</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>339</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>561</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>55155</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>44818</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_val3_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_val3_c13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_val3_c13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_val5_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_val5_c14_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_val5_c14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_val7_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_val7_c15_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_val7_c15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_val9_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_val9_c16_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_val9_c16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_val11_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_val11_c17_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_val11_c17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_val13_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_val13_c18_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_val13_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_val15_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_val15_c19_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_val15_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_val17_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_val17_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_val17_c20_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_val17_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_val19_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_val19_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_8_val19_c21_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_8_val19_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_9_val21_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_9_val21_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_9_val21_c22_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_9_val21_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_10_val23_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_10_val23_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_10_val23_c23_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_10_val23_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_11_val25_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_11_val25_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_11_val25_c24_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_11_val25_c24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_12_val27_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_12_val27_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_12_val27_c25_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_12_val27_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_13_val29_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_13_val29_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_13_val29_c26_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_13_val29_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_14_val31_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_14_val31_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_14_val31_c27_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_14_val31_c27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_15_val33_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_15_val33_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_15_val33_c28_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_15_val33_c28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_16_val35_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_16_val35_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_16_val35_c29_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_16_val35_c29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_17_val37_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_17_val37_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_17_val37_c30_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_17_val37_c30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_18_val39_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_18_val39_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_18_val39_c31_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_18_val39_c31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_19_val41_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_19_val41_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_19_val41_c32_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_19_val41_c32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_20_val43_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_20_val43_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_20_val43_c33_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_20_val43_c33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_21_val45_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_21_val45_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_21_val45_c34_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_21_val45_c34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_22_val47_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_22_val47_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_22_val47_c35_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_22_val47_c35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_23_val49_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_23_val49_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_23_val49_c36_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_23_val49_c36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_24_val51_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_24_val51_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_24_val51_c37_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_24_val51_c37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_25_val53_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_25_val53_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_25_val53_c38_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_25_val53_c38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_26_val55_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_26_val55_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_26_val55_c39_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_26_val55_c39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_27_val57_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_27_val57_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_27_val57_c40_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_27_val57_c40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_28_val59_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_28_val59_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_28_val59_c41_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_28_val59_c41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_29_val61_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_29_val61_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_29_val61_c42_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_29_val61_c42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_30_val63_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_30_val63_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_30_val63_c43_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_30_val63_c43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_31_val65_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_31_val65_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_31_val65_c44_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_31_val65_c44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_32_val67_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_32_val67_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_32_val67_c45_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_32_val67_c45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_33_val69_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_33_val69_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_33_val69_c46_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_33_val69_c46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_34_val71_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_34_val71_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_34_val71_c47_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_34_val71_c47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_35_val73_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_35_val73_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_35_val73_c48_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_35_val73_c48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_36_val75_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_36_val75_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_36_val75_c49_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_36_val75_c49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_37_val77_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_37_val77_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_37_val77_c50_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_37_val77_c50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_38_val79_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_38_val79_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_38_val79_c51_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_38_val79_c51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_39_val81_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_39_val81_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_39_val81_c52_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_39_val81_c52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_40_val83_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_40_val83_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_40_val83_c53_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_40_val83_c53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_41_val85_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_41_val85_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_41_val85_c54_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_41_val85_c54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_42_val87_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_42_val87_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_42_val87_c55_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_42_val87_c55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_43_val89_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_43_val89_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_43_val89_c56_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_43_val89_c56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_44_val91_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_44_val91_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_44_val91_c57_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_44_val91_c57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_45_val93_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_45_val93_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_45_val93_c58_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_45_val93_c58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_46_val95_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_46_val95_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_46_val95_c59_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_46_val95_c59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_47_val97_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_47_val97_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_47_val97_c60_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_47_val97_c60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_48_val99_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_48_val99_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_48_val99_c61_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_48_val99_c61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_49_val101_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_49_val101_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_49_val101_c62_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_49_val101_c62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_50_val103_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_50_val103_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_50_val103_c63_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_50_val103_c63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_51_val105_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_51_val105_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_51_val105_c64_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_51_val105_c64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_52_val107_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_52_val107_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_52_val107_c65_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_52_val107_c65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_53_val109_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_53_val109_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_53_val109_c66_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_53_val109_c66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_54_val111_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_54_val111_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_54_val111_c67_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_54_val111_c67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_55_val113_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_55_val113_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_55_val113_c68_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_55_val113_c68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln210_loc_c_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="4 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln210_loc_c_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln210_loc_c69_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:208" STORAGESIZE="4 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln210_loc_c69_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_1</Name>
            <Loops>
                <VITIS_LOOP_650_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.480</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.905 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.905 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.905 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_650_1>
                        <Name>VITIS_LOOP_650_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>7</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>31.815 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_650_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:650</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_650_1>
                            <Name>VITIS_LOOP_650_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:650</SourceLocation>
                        </VITIS_LOOP_650_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>265</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>371</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_650_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln650_fu_811_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:650" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln650"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT0_level0</Name>
            <Loops>
                <VITIS_LOOP_231_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22789</Best-caseLatency>
                    <Average-caseLatency>22789</Average-caseLatency>
                    <Worst-caseLatency>22789</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.104 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.104 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.104 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22789</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1>
                        <Name>VITIS_LOOP_231_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>7</TripCount>
                        <Latency>2380</Latency>
                        <AbsoluteTimeLatency>10.817 us</AbsoluteTimeLatency>
                        <IterationLatency>340</IterationLatency>
                        <PipelineDepth>340</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT0_level0_fu_1876</Instance>
                        </InstanceList>
                    </VITIS_LOOP_231_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:231</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_231_1>
                            <Name>VITIS_LOOP_231_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:231</SourceLocation>
                        </VITIS_LOOP_231_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>448</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>562</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>63982</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>72758</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_4_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_5_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_6_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_7_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_8_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_9_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_10_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_11_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_12_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_14_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_15_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_16_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_17_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_18_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_19_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_20_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_21_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_22_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_23_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_24_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_25_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_26_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_27_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_28_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_29_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_30_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_31_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_32_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_33_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_34_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_35_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_36_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_36"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_37_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_37"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_38_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_38"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_39_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_39"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_40_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_40"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_41_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_41"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_42_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_42"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_43_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_43"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_44_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_44"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_45_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_46_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_46"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_47_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_47"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_48_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_48"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_49_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_49"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_50_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_50"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_51_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_51"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_52_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_52"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_53_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_53"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_54_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_54"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_55_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_55"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_56_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_57_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_57"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_58_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_58"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_59_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_59"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_60_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_60"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_61_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_61"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_62_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_62"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_63_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_63"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_64_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_64"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_65_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_65"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_66_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_66"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_67_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_67"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_68_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_68"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_69_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_69"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_70_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_70"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_71_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_71"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_72_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_72"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_73_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_73"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_74_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_74"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_75_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_75"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_76_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_76"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_77_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_77"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_78_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_78"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_79_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_79"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_80_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_80"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_81_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_81"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_82_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_82"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_83_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_83"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_84_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_84"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_85_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_85"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_86_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_86"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_87_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_87"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_88_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_88"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_89_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_89"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_90_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_90"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_91_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_91"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_92_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_92"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_93_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_93"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_94_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_94"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_95_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_95"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_96_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_96"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_97_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_97"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_98_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_98"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_99_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_99"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_100_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_100"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_101_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_101"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_102_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_102"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_103_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_103"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_104_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_104"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_105_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_105"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_106_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_106"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_107_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_107"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_108_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_108"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_109_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_109"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_110_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_110"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_111_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_111"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_112_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_112"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_113_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_113"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_114_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_114"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_115_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_115"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_116_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_116"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_117_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_117"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_118_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_118"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_119_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_119"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_120_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_120"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_121_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_121"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_122_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_122"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_123_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_123"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_124_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_124"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_125_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_125"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_126_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_126"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_127_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_127"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_128_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_128"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_129_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_129"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_130_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_130"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_131_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_131"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_132_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_132"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_133_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_133"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_134_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_134"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_135_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_135"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_136_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_136"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_137_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_137"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_138_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_138"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_139_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_139"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_140_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_140"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_141_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_141"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_142_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_142"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_143_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_143"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_144_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_144"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_145_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_145"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_146_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_146"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_147_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_147"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_148_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_148"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_149_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_149"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_150_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_150"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_151_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_151"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_152_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_152"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_153_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_153"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_154_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_154"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_155_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_155"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_156_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_156"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_157_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_157"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_158_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_158"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_159_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_159"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_160_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_160"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_161_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_161"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_162_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_162"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_163_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_163"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_164_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_164"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_165_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_165"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_166_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_166"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_167_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_167"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_168_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_168"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_169_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_169"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_170_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_170"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_171_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_171"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_172_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_172"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_173_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_173"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_174_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_174"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_175_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_175"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_176_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_176"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_177_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_177"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_178_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_178"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_179_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_179"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_180_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_180"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_181_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_181"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_182_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_182"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_183_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_183"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_184_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_184"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_185_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_185"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_186_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_186"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_187_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_187"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_188_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_188"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_189_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_189"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_190_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_190"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_191_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_191"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_192_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_192"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_193_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_193"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_194_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_194"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_195_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_195"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_196_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_196"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_197_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_197"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_198_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_198"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_199_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_199"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_200_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_200"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_201_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_201"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_202_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_202"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_203_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_203"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_204_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_204"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_205_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_205"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_206_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_206"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_207_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_207"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_208_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_208"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_209_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_209"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_210_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_210"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_211_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_211"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_212_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_212"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_213_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_213"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_214_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_214"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_215_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_215"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_216_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_216"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_217_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_217"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_218_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_218"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_219_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_219"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_220_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_220"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_221_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_221"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_222_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_222"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_223_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:224" STORAGESIZE="32 728 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_223"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="x_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:227" STORAGESIZE="32 104 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="x_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:227" STORAGESIZE="32 104 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="x_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:227" STORAGESIZE="32 104 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="x_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:227" STORAGESIZE="32 104 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="x_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_3_fu_3092_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:231" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_tmp_FT1</Name>
            <Loops>
                <VITIS_LOOP_499_1_VITIS_LOOP_501_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>59</Best-caseLatency>
                    <Average-caseLatency>59</Average-caseLatency>
                    <Worst-caseLatency>59</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.268 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.268 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>59</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_499_1_VITIS_LOOP_501_2>
                        <Name>VITIS_LOOP_499_1_VITIS_LOOP_501_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>49</TripCount>
                        <Latency>57</Latency>
                        <AbsoluteTimeLatency>0.259 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_499_1_VITIS_LOOP_501_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:501</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_499_1_VITIS_LOOP_501_2>
                            <Name>VITIS_LOOP_499_1_VITIS_LOOP_501_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:499</SourceLocation>
                        </VITIS_LOOP_499_1_VITIS_LOOP_501_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>112</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3456</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3586</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln499_1_fu_1207_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln499_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln499_fu_1255_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U2206" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:504" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln504_fu_1340_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:504" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U2198" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:508" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U2199" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:510" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U2200" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:512" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U2201" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:514" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U2202" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:516" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U2203" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:518" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U2204" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_499_1_VITIS_LOOP_501_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln501_fu_1236_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:501" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln501"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT1</Name>
            <Loops>
                <VITIS_LOOP_575_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>394</Best-caseLatency>
                    <Average-caseLatency>394</Average-caseLatency>
                    <Worst-caseLatency>394</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>394</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_575_1>
                        <Name>VITIS_LOOP_575_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>392</TripCount>
                        <Latency>392</Latency>
                        <AbsoluteTimeLatency>1.782 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_575_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_575_1>
                            <Name>VITIS_LOOP_575_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575</SourceLocation>
                        </VITIS_LOOP_575_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_575_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln575_fu_3539_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_575_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln575_3_fu_3582_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln575_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_575_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln575_4_fu_3549_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln575_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level0_Block_entry4_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.707</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln261_fu_18_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln261"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT1_4_Pipeline_VITIS_LOOP_575_1</Name>
            <Loops>
                <VITIS_LOOP_575_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>394</Best-caseLatency>
                    <Average-caseLatency>394</Average-caseLatency>
                    <Worst-caseLatency>394</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>394</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_575_1>
                        <Name>VITIS_LOOP_575_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>392</TripCount>
                        <Latency>392</Latency>
                        <AbsoluteTimeLatency>1.782 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_575_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_575_1>
                            <Name>VITIS_LOOP_575_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261</SourceLocation>
                        </VITIS_LOOP_575_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_575_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln575_fu_3539_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_575_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln575_1_fu_3582_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln575_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_575_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln575_2_fu_3549_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln575_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT1_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>395</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.795 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 395</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:572~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>48</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task3_intra</Name>
            <Loops>
                <VITIS_LOOP_349_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>114</Best-caseLatency>
                    <Average-caseLatency>114</Average-caseLatency>
                    <Worst-caseLatency>114</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.518 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.518 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.518 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>114</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_349_1>
                        <Name>VITIS_LOOP_349_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>28</TripCount>
                        <Latency>112</Latency>
                        <AbsoluteTimeLatency>0.509 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_349_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:349</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_349_1>
                            <Name>VITIS_LOOP_349_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:349</SourceLocation>
                        </VITIS_LOOP_349_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>365</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>49825</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>31596</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_349_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln349_fu_4772_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:349" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3010" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3010" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3011" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3012" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3013" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3014" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3015" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3011" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3016" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3017" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3018" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3019" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3020" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3021" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2934" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2955" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2935" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2936" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2956" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2986" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2937" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2957" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2938" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2939" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2958" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2987" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3003" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3004" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3012" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3022" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3023" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3024" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3025" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3026" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3027" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3013" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3028" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3029" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3030" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3031" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3032" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3033" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2940" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2959" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2941" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2942" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2960" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2988" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2943" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2961" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2944" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2945" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2962" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2989" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2998" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3004" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3014" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3034" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3035" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3036" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3037" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3038" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3039" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3015" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3040" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3041" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3042" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3043" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3044" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3045" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2946" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2963" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2947" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2948" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2964" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2990" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2949" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2965" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2950" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2951" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2966" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2991" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2999" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3005" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3016" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3046" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3047" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3048" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3049" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3050" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3051" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3017" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3052" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3053" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3054" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3055" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3056" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3057" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2952" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2967" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2953" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2954" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2968" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2992" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2955" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2969" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2956" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2957" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2970" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2993" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3000" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3006" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3018" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3058" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3059" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3060" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3061" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3062" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3063" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3019" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3064" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3065" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3066" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3067" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3068" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3069" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2958" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2971" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2959" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2960" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2972" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2994" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2961" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2973" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2962" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2963" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2974" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2995" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3001" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3007" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3020" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3070" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3071" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3072" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3073" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3074" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3075" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3021" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3076" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3077" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3078" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3079" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3080" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3081" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2964" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2975" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2965" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2966" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2976" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2996" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2967" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2977" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2968" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2969" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2978" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2997" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3002" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3008" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3022" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3082" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3083" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3084" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3010" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3011" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3012" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3023" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3013" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3014" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3015" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3016" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3017" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3018" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2970" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2979" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2934" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2935" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2971" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2980" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2936" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2972" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2937" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2938" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2973" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2981" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3003" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3009" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3024" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3019" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3020" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3021" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3022" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3023" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3024" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3025" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3025" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3026" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3027" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3028" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3029" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3030" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2939" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2974" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2940" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2941" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2975" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2982" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2942" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2976" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2943" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2944" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2977" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2983" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2993" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3004" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3026" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3031" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3032" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3033" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3034" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3035" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3036" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3027" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3037" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3038" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3039" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3040" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3041" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3042" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2945" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2978" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2946" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2947" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2979" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2984" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2948" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2980" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2949" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2950" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2981" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2985" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2994" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3005" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3028" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3043" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3044" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3045" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3046" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3047" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3048" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3029" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3049" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3050" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3051" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3052" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3053" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3054" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2951" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2982" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2952" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2953" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2983" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2986" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2954" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2984" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2955" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2956" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2985" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2987" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2995" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3006" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3030" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3055" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3056" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3057" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3058" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3059" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3060" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3031" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3061" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3062" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3063" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3064" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3065" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3066" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2957" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2986" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2958" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2959" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2987" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2988" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2960" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2988" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2961" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2962" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2989" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2989" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2996" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3007" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_10_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3032" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3067" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3068" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3069" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3070" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3071" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3072" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3033" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3073" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3074" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3075" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3076" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3077" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3078" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2963" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2990" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2964" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2965" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2991" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2990" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2966" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2992" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2967" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2968" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2993" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2991" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2997" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3008" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_11_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3034" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3079" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3080" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3081" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3082" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3083" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3084" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3035" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3036" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3037" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3038" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3039" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3040" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3041" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2969" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2994" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2970" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2971" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2995" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2992" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2934" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2972" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2935" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2936" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2973" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2996" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2998" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3009" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_12_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3042" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3043" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3044" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3045" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3046" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3047" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3048" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3049" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3050" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3051" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3052" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3053" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3054" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3055" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2937" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2974" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2938" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2939" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2975" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2997" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2940" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2976" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2941" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2942" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2977" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2998" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2999" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3005" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_13_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3056" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3057" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3058" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3059" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3060" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3061" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3062" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3063" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3064" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3065" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3066" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3067" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3068" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3069" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2943" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2978" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2944" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2945" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2979" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2999" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2946" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2980" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2947" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2948" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2981" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3000" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3000" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3006" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_14_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3070" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3071" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3072" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3073" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3074" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3075" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3076" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3077" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3078" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3079" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3080" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3081" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3082" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3083" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2949" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2982" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2950" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2951" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2983" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3001" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2952" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2984" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2953" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2954" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2985" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3002" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3001" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_349_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3007" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_15_s"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT1_level0_Block_entry48_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.135</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:264</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_12_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_y_FT1_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.701</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:696~/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:264</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>164</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>114</Best-caseLatency>
                    <Average-caseLatency>199</Average-caseLatency>
                    <Worst-caseLatency>396</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.518 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.904 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.800 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>115</min>
                            <max>396</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>115 ~ 396</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>365</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>50043</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>32749</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_0_val1_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_0_val1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_1_val2_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_1_val2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_2_val3_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_2_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_3_val4_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_3_val4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_4_val5_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_4_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_5_val6_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_5_val6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_6_val7_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_6_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_7_val8_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_7_val8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_8_val9_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_8_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_9_val10_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_9_val10_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_10_val11_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_10_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_11_val12_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_11_val12_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_12_val13_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_12_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_13_val14_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_13_val14_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_14_val15_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_14_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_15_val16_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_15_val16_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j0_cast2_loc_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="j0_cast2_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln261_loc_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln261_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln264_loc_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:261" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln264_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_y_FT1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.236</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:718</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>FT1_level0</Name>
            <Loops>
                <VITIS_LOOP_288_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3439</Best-caseLatency>
                    <Average-caseLatency>5649</Average-caseLatency>
                    <Worst-caseLatency>10771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.675 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.954 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3439 ~ 10771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_288_1>
                        <Name>VITIS_LOOP_288_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>3043 ~ 10375</Latency>
                        <AbsoluteTimeLatency>13.830 us ~ 47.154 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>117</min>
                                <max>399</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>117 ~ 399</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT1_level0_fu_2510</Instance>
                        </InstanceList>
                    </VITIS_LOOP_288_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:288</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_288_1>
                            <Name>VITIS_LOOP_288_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:288</SourceLocation>
                        </VITIS_LOOP_288_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>477</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>70398</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>79304</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_4_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_5_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_6_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_7_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_8_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_9_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_10_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_11_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_12_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_14_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_15_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_16_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_17_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_18_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_19_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_20_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_21_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_22_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_23_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_24_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_25_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_26_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_27_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_28_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_29_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_30_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_31_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_32_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_33_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_34_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_35_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_36_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_37_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_38_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_39_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_40_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_41_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_42_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_43_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_44_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_45_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_46_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_47_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_48_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_49_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_50_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_51_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_52_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_53_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_54_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_55_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_56_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_57_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_58_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_59_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_60_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_61_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_62_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_63_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_64_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_65_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_66_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_67_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_68_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_69_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_70_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_71_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_72_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_73_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_74_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_75_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_76_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_77_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_78_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_79_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_80_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_81_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_82_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_83_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_84_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_85_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_86_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_87_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_88_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_89_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_90_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_91_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_92_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_93_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_94_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_95_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_96_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_97_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_98_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_99_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_100_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_101_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_102_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_103_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_104_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_105_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_106_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_107_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_108_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_109_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_110_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_111_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_112_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_113_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_114_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_115_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_116_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_117_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_118_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_119_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_120_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_121_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_122_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_123_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_124_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_125_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_126_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_127_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_128_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_128"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_129_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_129"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_130_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_130"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_131_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_131"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_132_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_132"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_133_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_133"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_134_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_134"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_135_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_135"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_136_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_136"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_137_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_137"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_138_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_138"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_139_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_139"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_140_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_140"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_141_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_141"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_142_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_142"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_143_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_143"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_144_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_144"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_145_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_145"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_146_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_146"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_147_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_147"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_148_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_148"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_149_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_149"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_150_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_150"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_151_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_151"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_152_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_152"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_153_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_153"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_154_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_154"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_155_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_155"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_156_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_156"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_157_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_157"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_158_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_158"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_159_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_159"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_160_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_160"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_161_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_161"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_162_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_162"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_163_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_163"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_164_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_164"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_165_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_165"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_166_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_166"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_167_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_167"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_168_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_168"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_169_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_169"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_170_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_170"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_171_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_171"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_172_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_172"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_173_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_173"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_174_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_174"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_175_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_175"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_176_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_176"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_177_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_177"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_178_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_178"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_179_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_179"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_180_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_180"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_181_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_181"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_182_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_182"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_183_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_183"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_184_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_184"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_185_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_185"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_186_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_186"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_187_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_187"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_188_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_188"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_189_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_189"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_190_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_190"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_191_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_191"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_192_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_192"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_193_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_193"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_194_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_194"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_195_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_195"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_196_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_196"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_197_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_197"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_198_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_198"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_199_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_199"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_200_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_200"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_201_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_201"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_202_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_202"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_203_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_203"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_204_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_204"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_205_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_205"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_206_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_206"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_207_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_207"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_208_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_208"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_209_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_209"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_210_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_210"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_211_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_211"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_212_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_212"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_213_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_213"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_214_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_214"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_215_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_215"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_216_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_216"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_217_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_217"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_218_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_218"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_219_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_219"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_220_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_220"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_221_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_221"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_222_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_223_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:276" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_223"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_4_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_5_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_6_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_7_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_8_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_9_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_10_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_11_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_12_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_14_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_15_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_16_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_17_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_18_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_19_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_20_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_21_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_22_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_23_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_24_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_25_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_26_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_27_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_28_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_29_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_30_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_31_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_32_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_33_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_34_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_35_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_36_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_37_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_38_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_39_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_40_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_41_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_42_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_43_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_44_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_45_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_46_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_47_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_48_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_49_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_50_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_51_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_52_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_53_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_54_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_55_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_56_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_57_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_58_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_59_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_60_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_61_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_62_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_63_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_64_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_65_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_66_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_67_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_68_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_69_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_70_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_71_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_72_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_73_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_74_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_75_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_76_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_77_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_78_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_79_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_80_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_81_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_82_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_83_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_84_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_85_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_86_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_87_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_88_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_89_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_90_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_91_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_92_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_93_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_94_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_95_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_96_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_97_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_98_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_99_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_100_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_101_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_102_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_103_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_104_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_105_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_106_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_107_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_108_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_109_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_110_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_111_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_112_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_113_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_114_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_115_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_116_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_117_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_118_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_119_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_120_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_121_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_122_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_123_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_124_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_125_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_126_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_127_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_128_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_128"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_129_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_129"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_130_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_130"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_131_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_131"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_132_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_132"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_133_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_133"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_134_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_134"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_135_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_135"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_136_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_136"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_137_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_137"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_138_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_138"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_139_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_139"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_140_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_140"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_141_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_141"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_142_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_142"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_143_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_143"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_144_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_144"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_145_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_145"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_146_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_146"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_147_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_147"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_148_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_148"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_149_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_149"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_150_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_150"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_151_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_151"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_152_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_152"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_153_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_153"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_154_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_154"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_155_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_155"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_156_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_156"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_157_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_157"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_158_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_158"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_159_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_159"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_160_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_160"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_161_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_161"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_162_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_162"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_163_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_163"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_164_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_164"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_165_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_165"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_166_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_166"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_167_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_167"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_168_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_168"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_169_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_169"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_170_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_170"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_171_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_171"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_172_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_172"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_173_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_173"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_174_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_174"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_175_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_175"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_176_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_176"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_177_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_177"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_178_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_178"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_179_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_179"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_180_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_180"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_181_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_181"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_182_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_182"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_183_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_183"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_184_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_184"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_185_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_185"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_186_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_186"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_187_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_187"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_188_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_188"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_189_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_189"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_190_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_190"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_191_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_191"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_192_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_192"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_193_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_193"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_194_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_194"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_195_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_195"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_196_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_196"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_197_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_197"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_198_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_198"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_199_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_199"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_200_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_200"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_201_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_201"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_202_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_202"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_203_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_203"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_204_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_204"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_205_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_205"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_206_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_206"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_207_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_207"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_208_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_208"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_209_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_209"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_210_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_210"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_211_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_211"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_212_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_212"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_213_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_213"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_214_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_214"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_215_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_215"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_216_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_216"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_217_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_217"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_218_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_218"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_219_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_219"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_220_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_220"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_221_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_221"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_222_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_223_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:280" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_223"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_4_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_5_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_6_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_7_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_8_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_9_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_10_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_11_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_12_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:284" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_3_fu_3129_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vtmp_for_task1</Name>
            <Loops>
                <VITIS_LOOP_117_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>121</Best-caseLatency>
                    <Average-caseLatency>121</Average-caseLatency>
                    <Worst-caseLatency>121</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>121</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_1>
                        <Name>VITIS_LOOP_117_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>49</TripCount>
                        <Latency>119</Latency>
                        <AbsoluteTimeLatency>0.541 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_117_1>
                            <Name>VITIS_LOOP_117_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:117</SourceLocation>
                        </VITIS_LOOP_117_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>168</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_140_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vy_for_task3</Name>
            <Loops>
                <VITIS_LOOP_152_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.445 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.445 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.445 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_152_1>
                        <Name>VITIS_LOOP_152_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.436 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_152_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_152_1>
                            <Name>VITIS_LOOP_152_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:152</SourceLocation>
                        </VITIS_LOOP_152_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>786</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_142_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_slr0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22862</Best-caseLatency>
                    <Average-caseLatency>22862</Average-caseLatency>
                    <Worst-caseLatency>22862</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.104 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.104 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.104 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>22790</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>22790</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:791</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>660</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <DSP>1039</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>159865</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>168974</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vtmp_for_task1_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:791" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vtmp_for_task1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vy_for_task3_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:791" STORAGESIZE="64 5 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vy_for_task3_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_from_off_chip_to_S3_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_A_from_off_chip_to_S3"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_x_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_x_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_A_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_tmp_from_task1_to_task3_U" SOURCE=":0" STORAGESIZE="256 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_tmp_from_task1_to_task3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_tmp_to_off_chip_U" SOURCE=":0" STORAGESIZE="256 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_tmp_to_off_chip"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_y_to_off_chip_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_y_to_off_chip"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vA_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vA_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="kernel_vtmp_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vtmp_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vx_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vx_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vy_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vy_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_A_from_off_chip_to_S3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_x_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_tmp_from_task1_to_task3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_tmp_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_y_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="kernel_nlp_slr0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="vtmp_for_task1" index="0" direction="out" srcType="vector&lt;float, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vtmp_for_task1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vtmp_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vtmp_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task1" index="1" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task3" index="2" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vx_for_task1" index="3" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vx_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vx_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vx_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vy_for_task3" index="4" direction="out" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vy_for_task3" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vy_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vy_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="vtmp_for_task1_1" access="W" description="Data signal of vtmp_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vtmp_for_task1" access="W" description="Bit 31 to 0 of vtmp_for_task1"/>
                    </fields>
                </register>
                <register offset="0x14" name="vtmp_for_task1_2" access="W" description="Data signal of vtmp_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vtmp_for_task1" access="W" description="Bit 63 to 32 of vtmp_for_task1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="vA_for_task1_1" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 31 to 0 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x20" name="vA_for_task1_2" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 63 to 32 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x28" name="vA_for_task3_1" access="W" description="Data signal of vA_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task3" access="W" description="Bit 31 to 0 of vA_for_task3"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vA_for_task3_2" access="W" description="Data signal of vA_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task3" access="W" description="Bit 63 to 32 of vA_for_task3"/>
                    </fields>
                </register>
                <register offset="0x34" name="vx_for_task1_1" access="W" description="Data signal of vx_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vx_for_task1" access="W" description="Bit 31 to 0 of vx_for_task1"/>
                    </fields>
                </register>
                <register offset="0x38" name="vx_for_task1_2" access="W" description="Data signal of vx_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vx_for_task1" access="W" description="Bit 63 to 32 of vx_for_task1"/>
                    </fields>
                </register>
                <register offset="0x40" name="vy_for_task3_1" access="W" description="Data signal of vy_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vy_for_task3" access="W" description="Bit 31 to 0 of vy_for_task3"/>
                    </fields>
                </register>
                <register offset="0x44" name="vy_for_task3_2" access="W" description="Data signal of vy_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vy_for_task3" access="W" description="Bit 63 to 32 of vy_for_task3"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="vtmp_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="vA_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="vA_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="vx_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="vy_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_kernel_vA_for_task1:m_axi_kernel_vA_for_task3:m_axi_kernel_vtmp_for_task1:m_axi_kernel_vx_for_task1:m_axi_kernel_vy_for_task3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task1_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task1_ARADDR</port>
                <port>m_axi_kernel_vA_for_task1_ARBURST</port>
                <port>m_axi_kernel_vA_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task1_ARID</port>
                <port>m_axi_kernel_vA_for_task1_ARLEN</port>
                <port>m_axi_kernel_vA_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task1_ARPROT</port>
                <port>m_axi_kernel_vA_for_task1_ARQOS</port>
                <port>m_axi_kernel_vA_for_task1_ARREADY</port>
                <port>m_axi_kernel_vA_for_task1_ARREGION</port>
                <port>m_axi_kernel_vA_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task1_ARUSER</port>
                <port>m_axi_kernel_vA_for_task1_ARVALID</port>
                <port>m_axi_kernel_vA_for_task1_AWADDR</port>
                <port>m_axi_kernel_vA_for_task1_AWBURST</port>
                <port>m_axi_kernel_vA_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task1_AWID</port>
                <port>m_axi_kernel_vA_for_task1_AWLEN</port>
                <port>m_axi_kernel_vA_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task1_AWPROT</port>
                <port>m_axi_kernel_vA_for_task1_AWQOS</port>
                <port>m_axi_kernel_vA_for_task1_AWREADY</port>
                <port>m_axi_kernel_vA_for_task1_AWREGION</port>
                <port>m_axi_kernel_vA_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task1_AWUSER</port>
                <port>m_axi_kernel_vA_for_task1_AWVALID</port>
                <port>m_axi_kernel_vA_for_task1_BID</port>
                <port>m_axi_kernel_vA_for_task1_BREADY</port>
                <port>m_axi_kernel_vA_for_task1_BRESP</port>
                <port>m_axi_kernel_vA_for_task1_BUSER</port>
                <port>m_axi_kernel_vA_for_task1_BVALID</port>
                <port>m_axi_kernel_vA_for_task1_RDATA</port>
                <port>m_axi_kernel_vA_for_task1_RID</port>
                <port>m_axi_kernel_vA_for_task1_RLAST</port>
                <port>m_axi_kernel_vA_for_task1_RREADY</port>
                <port>m_axi_kernel_vA_for_task1_RRESP</port>
                <port>m_axi_kernel_vA_for_task1_RUSER</port>
                <port>m_axi_kernel_vA_for_task1_RVALID</port>
                <port>m_axi_kernel_vA_for_task1_WDATA</port>
                <port>m_axi_kernel_vA_for_task1_WID</port>
                <port>m_axi_kernel_vA_for_task1_WLAST</port>
                <port>m_axi_kernel_vA_for_task1_WREADY</port>
                <port>m_axi_kernel_vA_for_task1_WSTRB</port>
                <port>m_axi_kernel_vA_for_task1_WUSER</port>
                <port>m_axi_kernel_vA_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vA_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task3_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task3_ARADDR</port>
                <port>m_axi_kernel_vA_for_task3_ARBURST</port>
                <port>m_axi_kernel_vA_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task3_ARID</port>
                <port>m_axi_kernel_vA_for_task3_ARLEN</port>
                <port>m_axi_kernel_vA_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task3_ARPROT</port>
                <port>m_axi_kernel_vA_for_task3_ARQOS</port>
                <port>m_axi_kernel_vA_for_task3_ARREADY</port>
                <port>m_axi_kernel_vA_for_task3_ARREGION</port>
                <port>m_axi_kernel_vA_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task3_ARUSER</port>
                <port>m_axi_kernel_vA_for_task3_ARVALID</port>
                <port>m_axi_kernel_vA_for_task3_AWADDR</port>
                <port>m_axi_kernel_vA_for_task3_AWBURST</port>
                <port>m_axi_kernel_vA_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task3_AWID</port>
                <port>m_axi_kernel_vA_for_task3_AWLEN</port>
                <port>m_axi_kernel_vA_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task3_AWPROT</port>
                <port>m_axi_kernel_vA_for_task3_AWQOS</port>
                <port>m_axi_kernel_vA_for_task3_AWREADY</port>
                <port>m_axi_kernel_vA_for_task3_AWREGION</port>
                <port>m_axi_kernel_vA_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task3_AWUSER</port>
                <port>m_axi_kernel_vA_for_task3_AWVALID</port>
                <port>m_axi_kernel_vA_for_task3_BID</port>
                <port>m_axi_kernel_vA_for_task3_BREADY</port>
                <port>m_axi_kernel_vA_for_task3_BRESP</port>
                <port>m_axi_kernel_vA_for_task3_BUSER</port>
                <port>m_axi_kernel_vA_for_task3_BVALID</port>
                <port>m_axi_kernel_vA_for_task3_RDATA</port>
                <port>m_axi_kernel_vA_for_task3_RID</port>
                <port>m_axi_kernel_vA_for_task3_RLAST</port>
                <port>m_axi_kernel_vA_for_task3_RREADY</port>
                <port>m_axi_kernel_vA_for_task3_RRESP</port>
                <port>m_axi_kernel_vA_for_task3_RUSER</port>
                <port>m_axi_kernel_vA_for_task3_RVALID</port>
                <port>m_axi_kernel_vA_for_task3_WDATA</port>
                <port>m_axi_kernel_vA_for_task3_WID</port>
                <port>m_axi_kernel_vA_for_task3_WLAST</port>
                <port>m_axi_kernel_vA_for_task3_WREADY</port>
                <port>m_axi_kernel_vA_for_task3_WSTRB</port>
                <port>m_axi_kernel_vA_for_task3_WUSER</port>
                <port>m_axi_kernel_vA_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vA_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vtmp_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_kernel_vtmp_for_task1_" paramPrefix="C_M_AXI_KERNEL_VTMP_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vtmp_for_task1_ARADDR</port>
                <port>m_axi_kernel_vtmp_for_task1_ARBURST</port>
                <port>m_axi_kernel_vtmp_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vtmp_for_task1_ARID</port>
                <port>m_axi_kernel_vtmp_for_task1_ARLEN</port>
                <port>m_axi_kernel_vtmp_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vtmp_for_task1_ARPROT</port>
                <port>m_axi_kernel_vtmp_for_task1_ARQOS</port>
                <port>m_axi_kernel_vtmp_for_task1_ARREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_ARREGION</port>
                <port>m_axi_kernel_vtmp_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vtmp_for_task1_ARUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_ARVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_AWADDR</port>
                <port>m_axi_kernel_vtmp_for_task1_AWBURST</port>
                <port>m_axi_kernel_vtmp_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vtmp_for_task1_AWID</port>
                <port>m_axi_kernel_vtmp_for_task1_AWLEN</port>
                <port>m_axi_kernel_vtmp_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vtmp_for_task1_AWPROT</port>
                <port>m_axi_kernel_vtmp_for_task1_AWQOS</port>
                <port>m_axi_kernel_vtmp_for_task1_AWREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_AWREGION</port>
                <port>m_axi_kernel_vtmp_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vtmp_for_task1_AWUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_AWVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_BID</port>
                <port>m_axi_kernel_vtmp_for_task1_BREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_BRESP</port>
                <port>m_axi_kernel_vtmp_for_task1_BUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_BVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_RDATA</port>
                <port>m_axi_kernel_vtmp_for_task1_RID</port>
                <port>m_axi_kernel_vtmp_for_task1_RLAST</port>
                <port>m_axi_kernel_vtmp_for_task1_RREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_RRESP</port>
                <port>m_axi_kernel_vtmp_for_task1_RUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_RVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_WDATA</port>
                <port>m_axi_kernel_vtmp_for_task1_WID</port>
                <port>m_axi_kernel_vtmp_for_task1_WLAST</port>
                <port>m_axi_kernel_vtmp_for_task1_WREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_WSTRB</port>
                <port>m_axi_kernel_vtmp_for_task1_WUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vtmp_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="vtmp_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vx_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vx_for_task1_" paramPrefix="C_M_AXI_KERNEL_VX_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vx_for_task1_ARADDR</port>
                <port>m_axi_kernel_vx_for_task1_ARBURST</port>
                <port>m_axi_kernel_vx_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vx_for_task1_ARID</port>
                <port>m_axi_kernel_vx_for_task1_ARLEN</port>
                <port>m_axi_kernel_vx_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vx_for_task1_ARPROT</port>
                <port>m_axi_kernel_vx_for_task1_ARQOS</port>
                <port>m_axi_kernel_vx_for_task1_ARREADY</port>
                <port>m_axi_kernel_vx_for_task1_ARREGION</port>
                <port>m_axi_kernel_vx_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vx_for_task1_ARUSER</port>
                <port>m_axi_kernel_vx_for_task1_ARVALID</port>
                <port>m_axi_kernel_vx_for_task1_AWADDR</port>
                <port>m_axi_kernel_vx_for_task1_AWBURST</port>
                <port>m_axi_kernel_vx_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vx_for_task1_AWID</port>
                <port>m_axi_kernel_vx_for_task1_AWLEN</port>
                <port>m_axi_kernel_vx_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vx_for_task1_AWPROT</port>
                <port>m_axi_kernel_vx_for_task1_AWQOS</port>
                <port>m_axi_kernel_vx_for_task1_AWREADY</port>
                <port>m_axi_kernel_vx_for_task1_AWREGION</port>
                <port>m_axi_kernel_vx_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vx_for_task1_AWUSER</port>
                <port>m_axi_kernel_vx_for_task1_AWVALID</port>
                <port>m_axi_kernel_vx_for_task1_BID</port>
                <port>m_axi_kernel_vx_for_task1_BREADY</port>
                <port>m_axi_kernel_vx_for_task1_BRESP</port>
                <port>m_axi_kernel_vx_for_task1_BUSER</port>
                <port>m_axi_kernel_vx_for_task1_BVALID</port>
                <port>m_axi_kernel_vx_for_task1_RDATA</port>
                <port>m_axi_kernel_vx_for_task1_RID</port>
                <port>m_axi_kernel_vx_for_task1_RLAST</port>
                <port>m_axi_kernel_vx_for_task1_RREADY</port>
                <port>m_axi_kernel_vx_for_task1_RRESP</port>
                <port>m_axi_kernel_vx_for_task1_RUSER</port>
                <port>m_axi_kernel_vx_for_task1_RVALID</port>
                <port>m_axi_kernel_vx_for_task1_WDATA</port>
                <port>m_axi_kernel_vx_for_task1_WID</port>
                <port>m_axi_kernel_vx_for_task1_WLAST</port>
                <port>m_axi_kernel_vx_for_task1_WREADY</port>
                <port>m_axi_kernel_vx_for_task1_WSTRB</port>
                <port>m_axi_kernel_vx_for_task1_WUSER</port>
                <port>m_axi_kernel_vx_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vx_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vx_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vy_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vy_for_task3_" paramPrefix="C_M_AXI_KERNEL_VY_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vy_for_task3_ARADDR</port>
                <port>m_axi_kernel_vy_for_task3_ARBURST</port>
                <port>m_axi_kernel_vy_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vy_for_task3_ARID</port>
                <port>m_axi_kernel_vy_for_task3_ARLEN</port>
                <port>m_axi_kernel_vy_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vy_for_task3_ARPROT</port>
                <port>m_axi_kernel_vy_for_task3_ARQOS</port>
                <port>m_axi_kernel_vy_for_task3_ARREADY</port>
                <port>m_axi_kernel_vy_for_task3_ARREGION</port>
                <port>m_axi_kernel_vy_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vy_for_task3_ARUSER</port>
                <port>m_axi_kernel_vy_for_task3_ARVALID</port>
                <port>m_axi_kernel_vy_for_task3_AWADDR</port>
                <port>m_axi_kernel_vy_for_task3_AWBURST</port>
                <port>m_axi_kernel_vy_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vy_for_task3_AWID</port>
                <port>m_axi_kernel_vy_for_task3_AWLEN</port>
                <port>m_axi_kernel_vy_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vy_for_task3_AWPROT</port>
                <port>m_axi_kernel_vy_for_task3_AWQOS</port>
                <port>m_axi_kernel_vy_for_task3_AWREADY</port>
                <port>m_axi_kernel_vy_for_task3_AWREGION</port>
                <port>m_axi_kernel_vy_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vy_for_task3_AWUSER</port>
                <port>m_axi_kernel_vy_for_task3_AWVALID</port>
                <port>m_axi_kernel_vy_for_task3_BID</port>
                <port>m_axi_kernel_vy_for_task3_BREADY</port>
                <port>m_axi_kernel_vy_for_task3_BRESP</port>
                <port>m_axi_kernel_vy_for_task3_BUSER</port>
                <port>m_axi_kernel_vy_for_task3_BVALID</port>
                <port>m_axi_kernel_vy_for_task3_RDATA</port>
                <port>m_axi_kernel_vy_for_task3_RID</port>
                <port>m_axi_kernel_vy_for_task3_RLAST</port>
                <port>m_axi_kernel_vy_for_task3_RREADY</port>
                <port>m_axi_kernel_vy_for_task3_RRESP</port>
                <port>m_axi_kernel_vy_for_task3_RUSER</port>
                <port>m_axi_kernel_vy_for_task3_RVALID</port>
                <port>m_axi_kernel_vy_for_task3_WDATA</port>
                <port>m_axi_kernel_vy_for_task3_WID</port>
                <port>m_axi_kernel_vy_for_task3_WLAST</port>
                <port>m_axi_kernel_vy_for_task3_WREADY</port>
                <port>m_axi_kernel_vy_for_task3_WSTRB</port>
                <port>m_axi_kernel_vy_for_task3_WUSER</port>
                <port>m_axi_kernel_vy_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vy_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vy_for_task3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_kernel_vA_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vA_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vtmp_for_task1">256 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_kernel_vx_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vy_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">vtmp_for_task1_1, 0x10, 32, W, Data signal of vtmp_for_task1, </column>
                    <column name="s_axi_control">vtmp_for_task1_2, 0x14, 32, W, Data signal of vtmp_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_1, 0x1c, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_2, 0x20, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task3_1, 0x28, 32, W, Data signal of vA_for_task3, </column>
                    <column name="s_axi_control">vA_for_task3_2, 0x2c, 32, W, Data signal of vA_for_task3, </column>
                    <column name="s_axi_control">vx_for_task1_1, 0x34, 32, W, Data signal of vx_for_task1, </column>
                    <column name="s_axi_control">vx_for_task1_2, 0x38, 32, W, Data signal of vx_for_task1, </column>
                    <column name="s_axi_control">vy_for_task3_1, 0x40, 32, W, Data signal of vy_for_task3, </column>
                    <column name="s_axi_control">vy_for_task3_2, 0x44, 32, W, Data signal of vy_for_task3, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="vtmp_for_task1">out, vector&lt;float 8&gt;*</column>
                    <column name="vA_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vA_for_task3">in, vector&lt;float 16&gt;*</column>
                    <column name="vx_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vy_for_task3">out, vector&lt;float 16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="vtmp_for_task1">m_axi_kernel_vtmp_for_task1, interface, , </column>
                    <column name="vtmp_for_task1">s_axi_control, register, offset, name=vtmp_for_task1_1 offset=0x10 range=32</column>
                    <column name="vtmp_for_task1">s_axi_control, register, offset, name=vtmp_for_task1_2 offset=0x14 range=32</column>
                    <column name="vA_for_task1">m_axi_kernel_vA_for_task1, interface, , </column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_1 offset=0x1c range=32</column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_2 offset=0x20 range=32</column>
                    <column name="vA_for_task3">m_axi_kernel_vA_for_task3, interface, , </column>
                    <column name="vA_for_task3">s_axi_control, register, offset, name=vA_for_task3_1 offset=0x28 range=32</column>
                    <column name="vA_for_task3">s_axi_control, register, offset, name=vA_for_task3_2 offset=0x2c range=32</column>
                    <column name="vx_for_task1">m_axi_kernel_vx_for_task1, interface, , </column>
                    <column name="vx_for_task1">s_axi_control, register, offset, name=vx_for_task1_1 offset=0x34 range=32</column>
                    <column name="vx_for_task1">s_axi_control, register, offset, name=vx_for_task1_2 offset=0x38 range=32</column>
                    <column name="vy_for_task3">m_axi_kernel_vy_for_task3, interface, , </column>
                    <column name="vy_for_task3">s_axi_control, register, offset, name=vy_for_task3_1 offset=0x40 range=32</column>
                    <column name="vy_for_task3">s_axi_control, register, offset, name=vy_for_task3_2 offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_kernel_vA_for_task1">read, 10192, 512, VITIS_LOOP_82_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:82:19</column>
                    <column name="m_axi_kernel_vA_for_task3">read, 10192, 512, VITIS_LOOP_12_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:12:19</column>
                    <column name="m_axi_kernel_vtmp_for_task1">write, 49, 256, VITIS_LOOP_117_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:117:20</column>
                    <column name="m_axi_kernel_vx_for_task1">read, 26, 512, VITIS_LOOP_47_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:47:19</column>
                    <column name="m_axi_kernel_vy_for_task3">write, 26, 512, VITIS_LOOP_152_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:152:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:14:29, read, Widen Fail, , VITIS_LOOP_82_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:82:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:14:29, read, Inferred, 10192, VITIS_LOOP_82_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:82:19, , </column>
                    <column name="m_axi_kernel_vA_for_task3">vA, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:14:29, read, Widen Fail, , VITIS_LOOP_12_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:12:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vA_for_task3">vA, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:14:29, read, Inferred, 10192, VITIS_LOOP_12_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:12:19, , </column>
                    <column name="m_axi_kernel_vtmp_for_task1">vtmp, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:119:10, write, Widen Fail, , VITIS_LOOP_117_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:117:20, 214-307, Could not widen since type i256 size is greater than or equal to alignment 32(bytes)</column>
                    <column name="m_axi_kernel_vtmp_for_task1">vtmp, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:119:10, write, Inferred, 49, VITIS_LOOP_117_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:117:20, , </column>
                    <column name="m_axi_kernel_vx_for_task1">vx, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:14:29, read, Inferred, 26, VITIS_LOOP_47_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:47:19, , </column>
                    <column name="m_axi_kernel_vx_for_task1">vx, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:49:29, read, Widen Fail, , VITIS_LOOP_47_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:47:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vy_for_task3">vy, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:119:10, write, Inferred, 26, VITIS_LOOP_152_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:152:20, , </column>
                    <column name="m_axi_kernel_vy_for_task3">vy, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:154:8, write, Widen Fail, , VITIS_LOOP_152_1, /scratch/spouget/atax_MEDIUM_eval_bit_111/src/slr0.cpp:152:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../src/slr0.cpp:11" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:13" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:20" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:22" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:46" status="valid" parentFunction="load_vx_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:48" status="valid" parentFunction="load_vx_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:55" status="valid" parentFunction="load_vx_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:57" status="valid" parentFunction="load_vx_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:81" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:83" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:90" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:92" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:116" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:118" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:124" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:126" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:151" status="valid" parentFunction="store_vy_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:153" status="valid" parentFunction="store_vy_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:159" status="valid" parentFunction="store_vy_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:161" status="valid" parentFunction="store_vy_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:206" status="valid" parentFunction="compute_ft0_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:207" status="valid" parentFunction="compute_ft0_level0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:217" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:220" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = tmp_0 cyclic factor = 56 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:223" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = tmp_1 cyclic factor = 56 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:225" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A cyclic factor = 56 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:226" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:228" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = x cyclic factor = 4 dim = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:259" status="valid" parentFunction="compute_ft1_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:260" status="valid" parentFunction="compute_ft1_level0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:269" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:272" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = y_0 cyclic factor = 16 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:275" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = y_1 cyclic factor = 16 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:278" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 14 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:279" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:282" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 14 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:283" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:285" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = tmp cyclic factor = 14 dim = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:311" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:314" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:320" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:324" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:326" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:328" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:337" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:340" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:346" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:350" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:352" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:354" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:364" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:367" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:391" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:394" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:433" status="valid" parentFunction="read_x_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:435" status="valid" parentFunction="read_x_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:458" status="valid" parentFunction="read_x_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:460" status="valid" parentFunction="read_x_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:498" status="valid" parentFunction="read_tmp_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:527" status="valid" parentFunction="read_tmp_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:571" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:577" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:601" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:607" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:646" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:651" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:667" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:672" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:695" status="valid" parentFunction="write_y_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:700" status="valid" parentFunction="write_y_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:724" status="valid" parentFunction="write_y_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:729" status="valid" parentFunction="write_y_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:770" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vtmp_for_task1 offset = slave bundle = kernel_vtmp_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:772" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task1 offset = slave bundle = kernel_vA_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:774" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task3 offset = slave bundle = kernel_vA_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:776" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vx_for_task1 offset = slave bundle = kernel_vx_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:778" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vy_for_task3 offset = slave bundle = kernel_vy_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:780" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vtmp_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:781" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:782" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:783" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vx_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:784" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vy_for_task3 bundle = control"/>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:785" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:786" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:787" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:788" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:789" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:790" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:791" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../src/slr0.cpp:793" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_tmp_from_task1_to_task3 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:795" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_y_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:797" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_tmp_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:799" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_A_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:801" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_x_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:803" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_A_from_off_chip_to_S3 depth = 1024"/>
    </PragmaReport>
</profile>

