{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557355595071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557355595097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 00:46:34 2019 " "Processing started: Thu May  9 00:46:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557355595097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355595097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355595097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557355595496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "5 5 " "Parallel compilation is enabled and will use 5 of the 5 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557355595496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../vhdl/score-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-rtl " "Found design unit 1: pong-rtl" {  } { { "../vhdl/pong-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "../vhdl/pong-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_full-rtl " "Found design unit 1: movement_full-rtl" {  } { { "../vhdl/movement_full-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement_full " "Found entity 1: movement_full" {  } { { "../vhdl/movement_full-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement-rtl " "Found design unit 1: movement-rtl" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "../vhdl/movement-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction-rtl " "Found design unit 1: direction-rtl" {  } { { "../vhdl/direction-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 direction " "Found entity 1: direction" {  } { { "../vhdl/direction-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "../vhdl/debouncer-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../vhdl/debouncer-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-rtl " "Found design unit 1: collision-rtl" {  } { { "../vhdl/collision-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "../vhdl/collision-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-rtl.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-rtl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-no_target_specific " "Found design unit 1: clock_divider-no_target_specific" {  } { { "../vhdl/clock_divider-rtl.vhdl" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-rtl.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../vhdl/clock_divider-entity.vhdl" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bat-rtl " "Found design unit 1: bat-rtl" {  } { { "../vhdl/bat-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bat " "Found entity 1: bat" {  } { { "../vhdl/bat-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clockOver " "Found entity 1: clockOver" {  } { { "../vhdl/clockOver-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605190 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhdl/clockOver-behavior.vhd " "Can't analyze file -- file ../vhdl/clockOver-behavior.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557355605194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockOver-no_target_specific " "Found design unit 1: clockOver-no_target_specific" {  } { { "../vhdl/clockOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 scoreOver " "Found entity 1: scoreOver" {  } { { "../vhdl/scoreOver-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreOver-rtl " "Found design unit 1: scoreOver-rtl" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355605218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557355605304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_user_over pong-rtl.vhd(85) " "Verilog HDL or VHDL warning at pong-rtl.vhd(85): object \"s_user_over\" assigned a value but never read" {  } { { "../vhdl/pong-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557355605306 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_div\"" {  } { { "../vhdl/pong-rtl.vhd" "clock_div" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movement_y " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movement_y\"" {  } { { "../vhdl/pong-rtl.vhd" "movement_y" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction movement_full:movement_y\|direction:dir " "Elaborating entity \"direction\" for hierarchy \"movement_full:movement_y\|direction:dir\"" {  } { { "../vhdl/movement_full-rtl.vhd" "dir" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movement_y\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movement_y\|movement:mov\"" {  } { { "../vhdl/movement_full-rtl.vhd" "mov" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605323 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_state movement-rtl.vhd(14) " "VHDL Process Statement warning at movement-rtl.vhd(14): inferring latch(es) for signal or variable \"s_next_state\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355605324 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[0\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[0\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605324 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[1\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[1\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605324 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[2\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[2\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605324 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[3\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[3\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605324 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[4\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[4\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605324 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[5\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[5\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605324 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[6\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[6\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605324 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[7\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[7\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605324 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[8\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[8\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605325 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movement_x " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movement_x\"" {  } { { "../vhdl/pong-rtl.vhd" "movement_x" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movement_x\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movement_x\|movement:mov\"" {  } { { "../vhdl/movement_full-rtl.vhd" "mov" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605335 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_state movement-rtl.vhd(14) " "VHDL Process Statement warning at movement-rtl.vhd(14): inferring latch(es) for signal or variable \"s_next_state\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[0\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[0\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[1\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[1\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[2\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[2\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[3\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[3\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[4\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[4\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[5\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[5\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[6\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[6\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[7\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[7\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[8\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[8\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[9\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[9\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[10\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[10\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[11\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[11\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605337 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bat bat:bat1 " "Elaborating entity \"bat\" for hierarchy \"bat:bat1\"" {  } { { "../vhdl/pong-rtl.vhd" "bat1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:score1 " "Elaborating entity \"score\" for hierarchy \"score:score1\"" {  } { { "../vhdl/pong-rtl.vhd" "score1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605345 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_scoreU score-rtl.vhd(24) " "VHDL Process Statement warning at score-rtl.vhd(24): signal \"s_scoreU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_scoreU score-rtl.vhd(53) " "VHDL Process Statement warning at score-rtl.vhd(53): signal \"s_scoreU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreU score-rtl.vhd(20) " "VHDL Process Statement warning at score-rtl.vhd(20): inferring latch(es) for signal or variable \"s_next_scoreU\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreS score-rtl.vhd(20) " "VHDL Process Statement warning at score-rtl.vhd(20): inferring latch(es) for signal or variable \"s_next_scoreS\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[0\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[0\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[1\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[1\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[2\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[2\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[3\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[3\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[4\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[4\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[5\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[5\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[6\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[6\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[7\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[7\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[0\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[0\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[1\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[1\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[2\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[2\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[3\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[3\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[4\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[4\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[5\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[5\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[6\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[6\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[7\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[7\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605347 "|pong|score:score1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_up1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_up1\"" {  } { { "../vhdl/pong-rtl.vhd" "debouncer_up1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:collision1 " "Elaborating entity \"collision\" for hierarchy \"collision:collision1\"" {  } { { "../vhdl/pong-rtl.vhd" "collision1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockOver clockOver:clock_over " "Elaborating entity \"clockOver\" for hierarchy \"clockOver:clock_over\"" {  } { { "../vhdl/pong-rtl.vhd" "clock_over" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreOver scoreOver:score_over " "Elaborating entity \"scoreOver\" for hierarchy \"scoreOver:score_over\"" {  } { { "../vhdl/pong-rtl.vhd" "score_over" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355605379 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_scoreU scoreOver-rtl.vhd(24) " "VHDL Process Statement warning at scoreOver-rtl.vhd(24): signal \"s_scoreU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_scoreU scoreOver-rtl.vhd(53) " "VHDL Process Statement warning at scoreOver-rtl.vhd(53): signal \"s_scoreU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreU scoreOver-rtl.vhd(20) " "VHDL Process Statement warning at scoreOver-rtl.vhd(20): inferring latch(es) for signal or variable \"s_next_scoreU\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreS scoreOver-rtl.vhd(20) " "VHDL Process Statement warning at scoreOver-rtl.vhd(20): inferring latch(es) for signal or variable \"s_next_scoreS\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[0\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[0\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[1\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[1\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[2\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[2\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[3\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[3\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[4\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[4\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[5\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[5\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[6\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[6\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[7\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[7\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[0\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[0\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[1\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[1\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[2\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[2\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[3\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[3\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[4\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[4\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[5\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[5\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[6\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[6\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[7\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[7\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355605381 "|pong|scoreOver:score_over"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[1\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[1\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[2\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[2\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[3\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[3\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[4\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[4\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[5\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[5\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[6\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[6\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[7\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[7\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[0\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[0\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355605444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[0\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[0\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[1\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[2\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[3\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[4\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[5\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[6\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[7\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[8\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[9\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[10\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[11\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[1\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[2\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605764 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[3\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[4\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[5\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[6\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[7\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[8\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[0\] " "Latch score:score1\|s_next_scoreU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[2\] " "Latch score:score1\|s_next_scoreS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[1\] " "Latch score:score1\|s_next_scoreS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[0\] " "Latch score:score1\|s_next_scoreS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[3\] " "Latch score:score1\|s_next_scoreS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[4\] " "Latch score:score1\|s_next_scoreS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[5\] " "Latch score:score1\|s_next_scoreS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[6\] " "Latch score:score1\|s_next_scoreS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[7\] " "Latch score:score1\|s_next_scoreS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[1\] " "Latch score:score1\|s_next_scoreU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[2\] " "Latch score:score1\|s_next_scoreU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[3\] " "Latch score:score1\|s_next_scoreU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[4\] " "Latch score:score1\|s_next_scoreU\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[5\] " "Latch score:score1\|s_next_scoreU\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[6\] " "Latch score:score1\|s_next_scoreU\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605765 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[7\] " "Latch score:score1\|s_next_scoreU\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355605766 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355605766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557355605937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557355606581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355606581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "604 " "Implemented 604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557355606687 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557355606687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Implemented 476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557355606687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557355606687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1001 " "Peak virtual memory: 1001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557355606700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 00:46:46 2019 " "Processing ended: Thu May  9 00:46:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557355606700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557355606700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557355606700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355606700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557355607493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557355607504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 00:46:47 2019 " "Processing started: Thu May  9 00:46:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557355607504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557355607504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557355607505 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557355607541 ""}
{ "Info" "0" "" "Project  = pong" {  } {  } 0 0 "Project  = pong" 0 0 "Fitter" 0 0 1557355607541 ""}
{ "Info" "0" "" "Revision = pong" {  } {  } 0 0 "Revision = pong" 0 0 "Fitter" 0 0 1557355607541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557355607675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "5 5 " "Parallel compilation is enabled and will use 5 of the 5 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557355607676 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pong EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"pong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557355607687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557355607710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557355607710 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557355607843 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557355607846 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557355607898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557355607898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557355607898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557355607898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557355607898 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557355607898 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557355607902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557355607902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557355607902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557355607902 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557355607902 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557355607905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1557355608356 ""}
{ "Info" "ISTA_SDC_FOUND" "clocks_sdc.tcl " "Reading SDC File: 'clocks_sdc.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557355608357 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_y\|direction:dir\|s_current_state " "Node: movement_full:movement_y\|direction:dir\|s_current_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] movement_full:movement_y\|direction:dir\|s_current_state " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] is being clocked by movement_full:movement_y\|direction:dir\|s_current_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557355608362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557355608362 "|pong|movement_full:movement_y|direction:dir|s_current_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Node: movement_full:movement_x\|movement:mov\|s_current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch score:score1\|s_next_scoreU\[0\] movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Latch score:score1\|s_next_scoreU\[0\] is being clocked by movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557355608362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557355608362 "|pong|movement_full:movement_x|movement:mov|s_current_state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557355608364 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1557355608364 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557355608364 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557355608364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557355608364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333         clk1 " "  83.333         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557355608364 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557355608364 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clock~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[8\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[8\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Destination node movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_x\|movement:mov\|s_current_state\[1\] " "Destination node movement_full:movement_x\|movement:mov\|s_current_state\[1\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_x\|movement:mov\|s_current_state\[2\] " "Destination node movement_full:movement_x\|movement:mov\|s_current_state\[2\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_x\|movement:mov\|s_current_state\[3\] " "Destination node movement_full:movement_x\|movement:mov\|s_current_state\[3\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_x\|movement:mov\|s_current_state\[4\] " "Destination node movement_full:movement_x\|movement:mov\|s_current_state\[4\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_x\|movement:mov\|s_current_state\[5\] " "Destination node movement_full:movement_x\|movement:mov\|s_current_state\[5\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_x\|movement:mov\|s_current_state\[6\] " "Destination node movement_full:movement_x\|movement:mov\|s_current_state\[6\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_x\|movement:mov\|s_current_state\[7\] " "Destination node movement_full:movement_x\|movement:mov\|s_current_state\[7\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1557355608400 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557355608400 ""}  } { { "../vhdl/pong-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557355608400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "movement_full:movement_x\|movement:mov\|s_next_state\[1\]~1  " "Automatically promoted node movement_full:movement_x\|movement:mov\|s_next_state\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557355608401 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557355608401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "movement_full:movement_y\|movement:mov\|s_next_state\[1\]~1  " "Automatically promoted node movement_full:movement_y\|movement:mov\|s_next_state\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557355608401 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557355608401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "score:score1\|Equal0~1  " "Automatically promoted node score:score1\|Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreU\[0\]~5 " "Destination node score:score1\|s_next_scoreU\[0\]~5" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreU\[7\]~7 " "Destination node score:score1\|s_next_scoreU\[7\]~7" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreU\[4\]~9 " "Destination node score:score1\|s_next_scoreU\[4\]~9" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreU\[5\]~10 " "Destination node score:score1\|s_next_scoreU\[5\]~10" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreU\[1\]~12 " "Destination node score:score1\|s_next_scoreU\[1\]~12" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreU\[2\]~16 " "Destination node score:score1\|s_next_scoreU\[2\]~16" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreU\[6\]~18 " "Destination node score:score1\|s_next_scoreU\[6\]~18" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreU\[3\]~23 " "Destination node score:score1\|s_next_scoreU\[3\]~23" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557355608401 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557355608401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "score:score1\|Equal1~1  " "Automatically promoted node score:score1\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreS~1 " "Destination node score:score1\|s_next_scoreS~1" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreS~3 " "Destination node score:score1\|s_next_scoreS~3" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreS~4 " "Destination node score:score1\|s_next_scoreS~4" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreS~8 " "Destination node score:score1\|s_next_scoreS~8" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreS~9 " "Destination node score:score1\|s_next_scoreS~9" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreS~11 " "Destination node score:score1\|s_next_scoreS~11" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreS~16 " "Destination node score:score1\|s_next_scoreS~16" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score1\|s_next_scoreS~22 " "Destination node score:score1\|s_next_scoreS~22" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collision:collision1\|s_and\[0\]~9 " "Destination node collision:collision1\|s_and\[0\]~9" {  } { { "../vhdl/collision-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collision:collision1\|s_and\[8\]~10 " "Destination node collision:collision1\|s_and\[8\]~10" {  } { { "../vhdl/collision-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557355608401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557355608401 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557355608401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557355608613 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557355608614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557355608614 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557355608615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557355608616 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557355608617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557355608617 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557355608617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557355608618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557355608618 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557355608618 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557355608703 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557355608708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557355609308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557355609398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557355609414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557355610276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557355610276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557355610552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557355611630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557355611630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557355612319 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557355612319 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557355612319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557355612320 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557355612419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557355612426 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557355612610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557355612610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557355613387 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557355614153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1626 " "Peak virtual memory: 1626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557355614672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 00:46:54 2019 " "Processing ended: Thu May  9 00:46:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557355614672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557355614672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557355614672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557355614672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557355615660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557355615673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 00:46:55 2019 " "Processing started: Thu May  9 00:46:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557355615673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557355615673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557355615673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557355615901 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557355616558 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557355616600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557355616748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 00:46:56 2019 " "Processing ended: Thu May  9 00:46:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557355616748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557355616748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557355616748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557355616748 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557355616856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557355617388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557355617403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 00:46:57 2019 " "Processing started: Thu May  9 00:46:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557355617403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557355617403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pong -c pong " "Command: quartus_sta pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557355617404 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1557355617440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557355617589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "5 5 " "Parallel compilation is enabled and will use 5 of the 5 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557355617590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355617620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355617620 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1557355617813 ""}
{ "Info" "ISTA_SDC_FOUND" "clocks_sdc.tcl " "Reading SDC File: 'clocks_sdc.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1557355617832 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_y\|direction:dir\|s_current_state " "Node: movement_full:movement_y\|direction:dir\|s_current_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] movement_full:movement_y\|direction:dir\|s_current_state " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] is being clocked by movement_full:movement_y\|direction:dir\|s_current_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557355617837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557355617837 "|pong|movement_full:movement_y|direction:dir|s_current_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Node: movement_full:movement_x\|movement:mov\|s_current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch score:score1\|s_next_scoreU\[0\] movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Latch score:score1\|s_next_scoreU\[0\] is being clocked by movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557355617837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557355617837 "|pong|movement_full:movement_x|movement:mov|s_current_state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557355617839 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1557355617839 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557355617839 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557355617849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 74.339 " "Worst-case setup slack is 74.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355617860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355617860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.339               0.000 clk1  " "   74.339               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355617860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355617860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355617878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355617878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk1  " "    0.452               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355617878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355617878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557355617886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557355617892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.352 " "Worst-case minimum pulse width slack is 41.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355617894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355617894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.352               0.000 clk1  " "   41.352               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355617894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355617894 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355617909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355617909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355617909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355617909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 163.934 ns " "Worst Case Available Settling Time: 163.934 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355617909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355617909 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557355617909 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557355617913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557355617926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557355618215 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_y\|direction:dir\|s_current_state " "Node: movement_full:movement_y\|direction:dir\|s_current_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] movement_full:movement_y\|direction:dir\|s_current_state " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] is being clocked by movement_full:movement_y\|direction:dir\|s_current_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557355618304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557355618304 "|pong|movement_full:movement_y|direction:dir|s_current_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Node: movement_full:movement_x\|movement:mov\|s_current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch score:score1\|s_next_scoreU\[0\] movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Latch score:score1\|s_next_scoreU\[0\] is being clocked by movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557355618304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557355618304 "|pong|movement_full:movement_x|movement:mov|s_current_state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557355618304 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1557355618304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 74.892 " "Worst-case setup slack is 74.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.892               0.000 clk1  " "   74.892               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355618312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk1  " "    0.400               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355618315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557355618318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557355618320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.246 " "Worst-case minimum pulse width slack is 41.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.246               0.000 clk1  " "   41.246               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355618322 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 164.132 ns " "Worst Case Available Settling Time: 164.132 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618348 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557355618348 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557355618353 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_y\|direction:dir\|s_current_state " "Node: movement_full:movement_y\|direction:dir\|s_current_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] movement_full:movement_y\|direction:dir\|s_current_state " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] is being clocked by movement_full:movement_y\|direction:dir\|s_current_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557355618489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557355618489 "|pong|movement_full:movement_y|direction:dir|s_current_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Node: movement_full:movement_x\|movement:mov\|s_current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch score:score1\|s_next_scoreU\[0\] movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Latch score:score1\|s_next_scoreU\[0\] is being clocked by movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557355618489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557355618489 "|pong|movement_full:movement_x|movement:mov|s_current_state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557355618490 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1557355618490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 79.444 " "Worst-case setup slack is 79.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.444               0.000 clk1  " "   79.444               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355618494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk1  " "    0.187               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355618499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557355618501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557355618504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.113 " "Worst-case minimum pulse width slack is 41.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.113               0.000 clk1  " "   41.113               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557355618506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557355618506 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 165.470 ns " "Worst Case Available Settling Time: 165.470 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557355618526 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557355618526 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557355618884 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557355618885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "882 " "Peak virtual memory: 882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557355618929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 00:46:58 2019 " "Processing ended: Thu May  9 00:46:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557355618929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557355618929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557355618929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557355618929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1557355620243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557355620256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 00:47:00 2019 " "Processing started: Thu May  9 00:47:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557355620256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557355620256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557355620256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557355620605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_85c_slow.vo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_85c_slow.vo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557355620787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_0c_slow.vo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_0c_slow.vo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557355620864 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_min_1200mv_0c_fast.vo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_min_1200mv_0c_fast.vo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557355620939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong.vo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong.vo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557355621008 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_85c_v_slow.sdo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_85c_v_slow.sdo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557355621048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_0c_v_slow.sdo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_0c_v_slow.sdo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557355621089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_min_1200mv_0c_v_fast.sdo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_min_1200mv_0c_v_fast.sdo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557355621130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_v.sdo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_v.sdo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557355621176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1055 " "Peak virtual memory: 1055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557355621204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 00:47:01 2019 " "Processing ended: Thu May  9 00:47:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557355621204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557355621204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557355621204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557355621204 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557355621850 ""}
