<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="synth_1" LaunchDir="C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="impl_1" LaunchDir="C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
	</Run>
</Runs>

