
---------- Begin Simulation Statistics ----------
final_tick                                 1010442500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 364882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692768                       # Number of bytes of host memory used
host_op_rate                                   680989                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.29                       # Real time elapsed on the host
host_tick_rate                              783840941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470280                       # Number of instructions simulated
sim_ops                                        877835                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1010442500                       # Number of ticks simulated
system.cpu.Branches                             72604                       # Number of branches fetched
system.cpu.committedInsts                      470280                       # Number of instructions committed
system.cpu.committedOps                        877835                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2020885                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2020884.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               329877                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220612                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        50060                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253735                       # Number of float alu accesses
system.cpu.num_fp_insts                        253735                       # number of float instructions
system.cpu.num_fp_register_reads               239399                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213269                       # number of times the floating registers were written
system.cpu.num_func_calls                       13694                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                720319                       # Number of integer alu accesses
system.cpu.num_int_insts                       720319                       # number of integer instructions
system.cpu.num_int_register_reads             1479845                       # number of times the integer registers were read
system.cpu.num_int_register_writes             517806                       # number of times the integer registers were written
system.cpu.num_load_insts                      144784                       # Number of load instructions
system.cpu.num_mem_refs                        211985                       # number of memory refs
system.cpu.num_store_insts                      67201                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11339      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    504634     57.48%     58.77% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.78% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.94%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9039      1.03%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.21% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                    174      0.02%     69.54% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.76%     73.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.60%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::MemRead                    82126      9.35%     85.21% # Class of executed instruction
system.cpu.op_class::MemWrite                   33564      3.82%     89.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.14%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     877981                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1174                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1174                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       214915                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           214915                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       214915                       # number of overall hits
system.cpu.dcache.overall_hits::total          214915                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          984                       # number of overall misses
system.cpu.dcache.overall_misses::total           984                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     89693000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     89693000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     89693000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     89693000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       215899                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       215899                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       215899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       215899                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004558                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004558                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 91151.422764                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91151.422764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 91151.422764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91151.422764                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          144                       # number of writebacks
system.cpu.dcache.writebacks::total               144                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          984                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     88709000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     88709000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     88709000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     88709000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004558                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004558                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004558                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004558                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90151.422764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90151.422764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90151.422764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90151.422764                       # average overall mshr miss latency
system.cpu.dcache.replacements                    481                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       147914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          147914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          801                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           801                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     72638000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     72638000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005386                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005386                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90684.144819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90684.144819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     71837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     71837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89684.144819                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89684.144819                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        67001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          67001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93196.721311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93196.721311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16872000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16872000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92196.721311                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92196.721311                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           443.390089                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              215899                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               984                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            219.409553                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            208500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   443.390089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.865996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.865996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            432782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           432782                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      148787                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67201                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           233                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       642353                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           642353                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       642353                       # number of overall hits
system.cpu.icache.overall_hits::total          642353                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          643                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            643                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          643                       # number of overall misses
system.cpu.icache.overall_misses::total           643                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62893500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62893500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62893500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62893500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       642996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       642996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       642996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       642996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97812.597201                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97812.597201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97812.597201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97812.597201                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          223                       # number of writebacks
system.cpu.icache.writebacks::total               223                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          643                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          643                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62250500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62250500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96812.597201                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96812.597201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96812.597201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96812.597201                       # average overall mshr miss latency
system.cpu.icache.replacements                    223                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       642353                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          642353                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          643                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           643                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62893500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62893500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       642996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       642996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97812.597201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97812.597201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62250500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62250500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96812.597201                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96812.597201                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           329.704077                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            999.993779                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   329.704077                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.643953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.643953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1286635                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1286635                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      643074                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1010442500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   78                       # number of demand (read+write) hits
system.l2.demand_hits::total                       93                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data                  78                       # number of overall hits
system.l2.overall_hits::total                      93                       # number of overall hits
system.l2.demand_misses::.cpu.inst                628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                906                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1534                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               628                       # number of overall misses
system.l2.overall_misses::.cpu.data               906                       # number of overall misses
system.l2.overall_misses::total                  1534                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61122500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     86414000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        147536500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61122500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     86414000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       147536500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              984                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1627                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             984                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1627                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.920732                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.942840                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.920732                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.942840                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97328.821656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95379.690949                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96177.640156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97328.821656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95379.690949                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96177.640156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  68                       # number of writebacks
system.l2.writebacks::total                        68                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1534                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1534                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54842500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     77354000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    132196500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54842500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     77354000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    132196500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.920732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.942840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.920732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.942840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87328.821656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85379.690949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86177.640156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87328.821656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85379.690949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86177.640156                       # average overall mshr miss latency
system.l2.replacements                           1369                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              144                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          265                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           265                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 177                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     16534500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16534500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93415.254237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93415.254237                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     14764500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14764500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83415.254237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83415.254237                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61122500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61122500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97328.821656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97328.821656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54842500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54842500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87328.821656                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87328.821656                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     69879500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     69879500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.910112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.910112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95856.652949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95856.652949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     62589500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     62589500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.910112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85856.652949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85856.652949                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   473.962693                       # Cycle average of tags in use
system.l2.tags.total_refs                        2066                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1880                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098936                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      96.399998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       140.587549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       236.975146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.188281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.274585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.462842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.925708                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6542                       # Number of tag accesses
system.l2.tags.data_accesses                     6542                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001118374500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7942                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                235                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1534                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         68                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6136                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      272                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6136                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  272                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     428.857143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    191.654679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    913.814899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             7     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2     14.29%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3     21.43%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.785714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.667145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.154729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     57.14%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5     35.71%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  392704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                17408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    388.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1010311500                       # Total gap between requests
system.mem_ctrls.avgGap                     630656.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       160768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       230400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        15936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 159106530.059850007296                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 228018912.506154477596                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 15771308.115009017289                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2512                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3624                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          272                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     97549000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    134445000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  12999604000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     38833.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37098.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  47792661.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       160768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       231936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        392704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       160768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       160768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        17408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        17408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          628                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          906                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1534                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           68                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            68                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    159106530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    229539039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        388645569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    159106530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    159106530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     17228096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        17228096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     17228096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    159106530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    229539039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       405873664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6112                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 249                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               117394000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30560000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          231994000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19207.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37957.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5424                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                212                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   564.632168                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   474.154035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   322.254841                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            2      0.28%      0.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255            1      0.14%      0.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          309     43.22%     43.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            2      0.28%     43.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          133     18.60%     62.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            2      0.28%     62.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           73     10.21%     73.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          193     26.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                391168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              15936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              387.125443                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               15.771308                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         2691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1411740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21477120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        443700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    207407610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    213350880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     526071390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   520.634663                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    552637750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    424264750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2484720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1301685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       22162560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        856080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    190284810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    227770080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     524148495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.731640                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    590175750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    386726750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           68                       # Transaction distribution
system.membus.trans_dist::CleanEvict              391                       # Transaction distribution
system.membus.trans_dist::ReadExReq               177                       # Transaction distribution
system.membus.trans_dist::ReadExResp              177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1357                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         3527                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         3527                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3527                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       410112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       410112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  410112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1534                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1534    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1534                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             3083500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26654000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          212                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          223                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              183                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             183                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           643                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          801                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1509                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         2449                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  3958                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       221696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       288768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 510464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1369                       # Total snoops (count)
system.tol2bus.snoopTraffic                     17408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2996                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.391856                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.488246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1822     60.81%     60.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1174     39.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2996                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1010442500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            2633500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2893500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4428000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
