|lab2_top
clk_in => rst_synch_logic:RSTSYNCH.clk_in
clk_in => clk_div:CLKDIV.clk_in
clk_in => pmod_dac121S101:dac_connection.clk
clk_in => reg:ADCREG.clk
clk_in => in_module:MY_INPUT.CLK
clk_in => Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers.clk
clk_in => generator:generator_connection.clk
rst_in_L => rst_synch_logic:RSTSYNCH.rst_in_L
rst_in_L => pmod_dac121S101:dac_connection.reset_n
single_step_in => ~NO_FANOUT~
one_step_in => ~NO_FANOUT~
nosin[0] => ~NO_FANOUT~
nosin[1] => ~NO_FANOUT~
nosin[2] => ~NO_FANOUT~
nosin[3] => ~NO_FANOUT~
nosin[4] => ~NO_FANOUT~
nosin[5] => ~NO_FANOUT~
nosin[6] => ~NO_FANOUT~
internalSource => in_module:MY_INPUT.internalSource
strb_nos => ~NO_FANOUT~
TRIG_OUT << TRIG_OUT.DB_MAX_OUTPUT_PORT_TYPE
FRAME_SYNC << FRAME_SYNC.DB_MAX_OUTPUT_PORT_TYPE
SENSE1 << <VCC>
SENSE2 << in_module:MY_INPUT.adc_data_busy
SENSE3 << SENSE3.DB_MAX_OUTPUT_PORT_TYPE
SENSE4 << comb.DB_MAX_OUTPUT_PORT_TYPE
adc_qsys_cmd_vld << in_module:MY_INPUT.adc_qsys_cmd_vld
adc_qsys_resp_vld << in_module:MY_INPUT.adc_qsys_resp_vld
adc_qsys_cmd_rdy << in_module:MY_INPUT.adc_qsys_cmd_rdy
clk_enable => ~NO_FANOUT~
coeffs_in[0] => ~NO_FANOUT~
coeffs_in[1] => ~NO_FANOUT~
coeffs_in[2] => ~NO_FANOUT~
coeffs_in[3] => ~NO_FANOUT~
coeffs_in[4] => ~NO_FANOUT~
coeffs_in[5] => ~NO_FANOUT~
coeffs_in[6] => ~NO_FANOUT~
coeffs_in[7] => ~NO_FANOUT~
coeffs_in[8] => ~NO_FANOUT~
coeffs_in[9] => ~NO_FANOUT~
coeffs_in[10] => ~NO_FANOUT~
coeffs_in[11] => ~NO_FANOUT~
coeffs_in[12] => ~NO_FANOUT~
coeffs_in[13] => ~NO_FANOUT~
write_address[0] => ~NO_FANOUT~
write_address[1] => ~NO_FANOUT~
write_address[2] => ~NO_FANOUT~
write_address[3] => ~NO_FANOUT~
write_address[4] => ~NO_FANOUT~
write_address[5] => ~NO_FANOUT~
write_address[6] => ~NO_FANOUT~
write_address[7] => ~NO_FANOUT~
write_enable => ~NO_FANOUT~
write_done => ~NO_FANOUT~
filter_in[0] => ~NO_FANOUT~
filter_in[1] => ~NO_FANOUT~
filter_in[2] => ~NO_FANOUT~
filter_in[3] => ~NO_FANOUT~
filter_in[4] => ~NO_FANOUT~
filter_in[5] => ~NO_FANOUT~
filter_in[6] => ~NO_FANOUT~
filter_in[7] => ~NO_FANOUT~
filter_in[8] => ~NO_FANOUT~
filter_in[9] => ~NO_FANOUT~
filter_in[10] => ~NO_FANOUT~
filter_in[11] => ~NO_FANOUT~
filter_in[12] => ~NO_FANOUT~
filter_in[13] => ~NO_FANOUT~
ce_out << ce_out.DB_MAX_OUTPUT_PORT_TYPE
filter_out[0] << filter_out[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] << filter_out[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] << filter_out[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] << filter_out[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] << filter_out[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] << filter_out[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] << filter_out[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] << filter_out[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] << filter_out[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] << filter_out[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] << filter_out[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] << filter_out[11].DB_MAX_OUTPUT_PORT_TYPE
filter_out[12] << filter_out[12].DB_MAX_OUTPUT_PORT_TYPE
filter_out[13] << filter_out[13].DB_MAX_OUTPUT_PORT_TYPE
filter_out[14] << filter_out[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[0] << reg_data_out[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] << reg_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] << reg_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] << reg_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] << reg_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] << reg_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] << reg_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] << reg_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] << reg_data_out[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] << reg_data_out[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] << reg_data_out[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] << reg_data_out[11].DB_MAX_OUTPUT_PORT_TYPE
led_out[0] << in_module:MY_INPUT.adc_data[0]
led_out[1] << in_module:MY_INPUT.adc_data[1]
led_out[2] << in_module:MY_INPUT.adc_data[2]
led_out[3] << in_module:MY_INPUT.adc_data[3]
led_out[4] << in_module:MY_INPUT.adc_data[4]
led_out[5] << in_module:MY_INPUT.adc_data[5]
led_out[6] << in_module:MY_INPUT.adc_data[6]
led_out[7] << in_module:MY_INPUT.adc_data[7]
led_out[8] << in_module:MY_INPUT.adc_data[8]
led_out[9] << in_module:MY_INPUT.adc_data[9]
busy << pmod_dac121S101:dac_connection.busy
mosi << mosi.DB_MAX_OUTPUT_PORT_TYPE
mosi_a << pmod_dac121S101:dac_connection.mosi_a
mosi_b << pmod_dac121S101:dac_connection.mosi_b
sclk << pmod_dac121S101:dac_connection.sclk
ss_n[0] << pmod_dac121S101:dac_connection.ss_n[0]
selectH => Mux0.IN4
selectH => Mux1.IN4
selectH => Mux2.IN4
selectH => Mux3.IN4
selectH => Mux4.IN4
selectH => Mux5.IN4
selectH => Mux6.IN4
selectH => Mux7.IN4
selectH => generator:generator_connection.firselect[1]
selectL => Mux0.IN5
selectL => Mux1.IN5
selectL => Mux2.IN5
selectL => Mux3.IN5
selectL => Mux4.IN5
selectL => Mux5.IN5
selectL => Mux6.IN5
selectL => Mux7.IN5
selectL => generator:generator_connection.firselect[0]
displays_7seg[0] << <GND>
displays_7seg[1] << <GND>
displays_7seg[2] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
displays_7seg[3] << <VCC>
displays_7seg[4] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
displays_7seg[5] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
displays_7seg[6] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
displays_7seg[7] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
displays_7seg[8] << <GND>
displays_7seg[9] << <GND>
displays_7seg[10] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
displays_7seg[11] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
displays_7seg[12] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
displays_7seg[13] << <VCC>
switch_in[0] => ~NO_FANOUT~
switch_in[1] => ~NO_FANOUT~
switch_in[2] => ~NO_FANOUT~
switch_in[3] => ~NO_FANOUT~
switch_in[4] => ~NO_FANOUT~
switch_in[5] => ~NO_FANOUT~
switch_in[6] => ~NO_FANOUT~
switch_in[7] => ~NO_FANOUT~
in_strb << in_strb.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|rst_synch_logic:RSTSYNCH
rst_in_L => synchFFp.DATAIN
rst_in_L => synchClk.ACLR
rst_in_L => synchClk1.ACLR
rst_in_L => synchFFn2.ACLR
rst_in_L => synchFFn1.ACLR
rst_in_L => synchFFn.ACLR
rst_in_L => synchFFp.ACLR
clk_in => synchFFn2.CLK
clk_in => synchFFn1.CLK
clk_in => synchFFn.CLK
clk_in => synchFFp.CLK
clk => synchClk.CLK
clk => synchClk1.CLK
rst_out_L <= synchClk.DB_MAX_OUTPUT_PORT_TYPE
rst_out_L_clk_in <= synchFFn.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|clk_div:CLKDIV
rst_L => int_clk.ACLR
rst_L => clk_in_count[0].ACLR
rst_L => clk_in_count[1].ACLR
rst_L => clk_in_count[2].ACLR
rst_L => clk_in_count[3].ACLR
rst_L => clk_in_count[4].ACLR
rst_L => clk_in_count[5].ACLR
rst_L => clk_in_count[6].ACLR
rst_L => clk_in_count[7].ACLR
rst_L => clk_in_count[8].ACLR
rst_L => clk_in_count[9].ACLR
rst_L => clk_in_count[10].ACLR
rst_L => clk_in_count[11].ACLR
rst_L => clk_in_count[12].ACLR
rst_L => clk_in_count[13].ACLR
rst_L => clk_in_count[14].ACLR
rst_L => clk_in_count[15].ACLR
rst_L => clk_in_count[16].ACLR
rst_L => clk_in_count[17].ACLR
rst_L => clk_in_count[18].ACLR
rst_L => clk_in_count[19].ACLR
rst_L => clk_in_count[20].ACLR
rst_L => clk_in_count[21].ACLR
rst_L => clk_in_count[22].ACLR
rst_L => clk_in_count[23].ACLR
clk_in => int_clk.CLK
clk_in => clk_in_count[0].CLK
clk_in => clk_in_count[1].CLK
clk_in => clk_in_count[2].CLK
clk_in => clk_in_count[3].CLK
clk_in => clk_in_count[4].CLK
clk_in => clk_in_count[5].CLK
clk_in => clk_in_count[6].CLK
clk_in => clk_in_count[7].CLK
clk_in => clk_in_count[8].CLK
clk_in => clk_in_count[9].CLK
clk_in => clk_in_count[10].CLK
clk_in => clk_in_count[11].CLK
clk_in => clk_in_count[12].CLK
clk_in => clk_in_count[13].CLK
clk_in => clk_in_count[14].CLK
clk_in => clk_in_count[15].CLK
clk_in => clk_in_count[16].CLK
clk_in => clk_in_count[17].CLK
clk_in => clk_in_count[18].CLK
clk_in => clk_in_count[19].CLK
clk_in => clk_in_count[20].CLK
clk_in => clk_in_count[21].CLK
clk_in => clk_in_count[22].CLK
clk_in => clk_in_count[23].CLK
clk <= int_clk.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|pmod_dac121S101:dac_connection
clk => spi_master_dual_mosi:spi_master_dual_mosi_0.clock
clk => spi_busy_prev.CLK
clk => busy~reg0.CLK
clk => spi_tx_data_b[0].CLK
clk => spi_tx_data_b[1].CLK
clk => spi_tx_data_b[2].CLK
clk => spi_tx_data_b[3].CLK
clk => spi_tx_data_b[4].CLK
clk => spi_tx_data_b[5].CLK
clk => spi_tx_data_b[6].CLK
clk => spi_tx_data_b[7].CLK
clk => spi_tx_data_b[8].CLK
clk => spi_tx_data_b[9].CLK
clk => spi_tx_data_b[10].CLK
clk => spi_tx_data_b[11].CLK
clk => spi_tx_data_b[12].CLK
clk => spi_tx_data_b[13].CLK
clk => spi_tx_data_b[14].CLK
clk => spi_tx_data_b[15].CLK
clk => spi_tx_data_a[0].CLK
clk => spi_tx_data_a[1].CLK
clk => spi_tx_data_a[2].CLK
clk => spi_tx_data_a[3].CLK
clk => spi_tx_data_a[4].CLK
clk => spi_tx_data_a[5].CLK
clk => spi_tx_data_a[6].CLK
clk => spi_tx_data_a[7].CLK
clk => spi_tx_data_a[8].CLK
clk => spi_tx_data_a[9].CLK
clk => spi_tx_data_a[10].CLK
clk => spi_tx_data_a[11].CLK
clk => spi_tx_data_a[12].CLK
clk => spi_tx_data_a[13].CLK
clk => spi_tx_data_a[14].CLK
clk => spi_tx_data_a[15].CLK
clk => spi_ena.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => state~5.DATAIN
reset_n => spi_master_dual_mosi:spi_master_dual_mosi_0.reset_n
reset_n => busy~reg0.PRESET
reset_n => spi_tx_data_b[0].ACLR
reset_n => spi_tx_data_b[1].ACLR
reset_n => spi_tx_data_b[2].ACLR
reset_n => spi_tx_data_b[3].ACLR
reset_n => spi_tx_data_b[4].ACLR
reset_n => spi_tx_data_b[5].ACLR
reset_n => spi_tx_data_b[6].ACLR
reset_n => spi_tx_data_b[7].ACLR
reset_n => spi_tx_data_b[8].ACLR
reset_n => spi_tx_data_b[9].ACLR
reset_n => spi_tx_data_b[10].ACLR
reset_n => spi_tx_data_b[11].ACLR
reset_n => spi_tx_data_b[12].ACLR
reset_n => spi_tx_data_b[13].ACLR
reset_n => spi_tx_data_b[14].ACLR
reset_n => spi_tx_data_b[15].ACLR
reset_n => spi_tx_data_a[0].ACLR
reset_n => spi_tx_data_a[1].ACLR
reset_n => spi_tx_data_a[2].ACLR
reset_n => spi_tx_data_a[3].ACLR
reset_n => spi_tx_data_a[4].ACLR
reset_n => spi_tx_data_a[5].ACLR
reset_n => spi_tx_data_a[6].ACLR
reset_n => spi_tx_data_a[7].ACLR
reset_n => spi_tx_data_a[8].ACLR
reset_n => spi_tx_data_a[9].ACLR
reset_n => spi_tx_data_a[10].ACLR
reset_n => spi_tx_data_a[11].ACLR
reset_n => spi_tx_data_a[12].ACLR
reset_n => spi_tx_data_a[13].ACLR
reset_n => spi_tx_data_a[14].ACLR
reset_n => spi_tx_data_a[15].ACLR
reset_n => spi_ena.ACLR
reset_n => state~7.DATAIN
reset_n => spi_busy_prev.ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => busy.OUTPUTSELECT
dac_tx_ena => state.OUTPUTSELECT
dac_tx_ena => state.OUTPUTSELECT
dac_tx_ena => state.OUTPUTSELECT
dac_tx_ena => state.OUTPUTSELECT
dac_data_a[0] => spi_tx_data_a.DATAB
dac_data_a[1] => spi_tx_data_a.DATAB
dac_data_a[2] => spi_tx_data_a.DATAB
dac_data_a[3] => spi_tx_data_a.DATAB
dac_data_a[4] => spi_tx_data_a.DATAB
dac_data_a[5] => spi_tx_data_a.DATAB
dac_data_a[6] => spi_tx_data_a.DATAB
dac_data_a[7] => spi_tx_data_a.DATAB
dac_data_a[8] => spi_tx_data_a.DATAB
dac_data_a[9] => spi_tx_data_a.DATAB
dac_data_a[10] => spi_tx_data_a.DATAB
dac_data_a[11] => spi_tx_data_a.DATAB
dac_data_b[0] => spi_tx_data_b.DATAB
dac_data_b[1] => spi_tx_data_b.DATAB
dac_data_b[2] => spi_tx_data_b.DATAB
dac_data_b[3] => spi_tx_data_b.DATAB
dac_data_b[4] => spi_tx_data_b.DATAB
dac_data_b[5] => spi_tx_data_b.DATAB
dac_data_b[6] => spi_tx_data_b.DATAB
dac_data_b[7] => spi_tx_data_b.DATAB
dac_data_b[8] => spi_tx_data_b.DATAB
dac_data_b[9] => spi_tx_data_b.DATAB
dac_data_b[10] => spi_tx_data_b.DATAB
dac_data_b[11] => spi_tx_data_b.DATAB
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi_a <= spi_master_dual_mosi:spi_master_dual_mosi_0.mosi_0
mosi_b <= spi_master_dual_mosi:spi_master_dual_mosi_0.mosi_1
sclk <= spi_master_dual_mosi:spi_master_dual_mosi_0.sclk
ss_n[0] <= spi_master_dual_mosi:spi_master_dual_mosi_0.ss_n[0]


|lab2_top|pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer_1[0].CLK
clock => tx_buffer_1[1].CLK
clock => tx_buffer_1[2].CLK
clock => tx_buffer_1[3].CLK
clock => tx_buffer_1[4].CLK
clock => tx_buffer_1[5].CLK
clock => tx_buffer_1[6].CLK
clock => tx_buffer_1[7].CLK
clock => tx_buffer_1[8].CLK
clock => tx_buffer_1[9].CLK
clock => tx_buffer_1[10].CLK
clock => tx_buffer_1[11].CLK
clock => tx_buffer_1[12].CLK
clock => tx_buffer_1[13].CLK
clock => tx_buffer_1[14].CLK
clock => tx_buffer_1[15].CLK
clock => tx_buffer_0[0].CLK
clock => tx_buffer_0[1].CLK
clock => tx_buffer_0[2].CLK
clock => tx_buffer_0[3].CLK
clock => tx_buffer_0[4].CLK
clock => tx_buffer_0[5].CLK
clock => tx_buffer_0[6].CLK
clock => tx_buffer_0[7].CLK
clock => tx_buffer_0[8].CLK
clock => tx_buffer_0[9].CLK
clock => tx_buffer_0[10].CLK
clock => tx_buffer_0[11].CLK
clock => tx_buffer_0[12].CLK
clock => tx_buffer_0[13].CLK
clock => tx_buffer_0[14].CLK
clock => tx_buffer_0[15].CLK
clock => assert_data.CLK
clock => sclk~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => mosi_1~reg0.CLK
clock => mosi_1~en.CLK
clock => mosi_0~reg0.CLK
clock => mosi_0~en.CLK
clock => ss_n[0]~reg0.CLK
clock => busy~reg0.CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => mosi_1~en.ACLR
reset_n => mosi_0~en.ACLR
reset_n => ss_n[0]~reg0.PRESET
reset_n => busy~reg0.PRESET
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk~reg0.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer_0[15].ENA
reset_n => tx_buffer_0[14].ENA
reset_n => tx_buffer_0[13].ENA
reset_n => tx_buffer_0[12].ENA
reset_n => tx_buffer_0[11].ENA
reset_n => tx_buffer_0[10].ENA
reset_n => tx_buffer_0[9].ENA
reset_n => tx_buffer_0[8].ENA
reset_n => tx_buffer_0[7].ENA
reset_n => tx_buffer_0[6].ENA
reset_n => tx_buffer_0[5].ENA
reset_n => tx_buffer_0[4].ENA
reset_n => tx_buffer_0[3].ENA
reset_n => tx_buffer_0[2].ENA
reset_n => tx_buffer_0[1].ENA
reset_n => tx_buffer_0[0].ENA
reset_n => tx_buffer_1[15].ENA
reset_n => tx_buffer_1[14].ENA
reset_n => tx_buffer_1[13].ENA
reset_n => tx_buffer_1[12].ENA
reset_n => tx_buffer_1[11].ENA
reset_n => tx_buffer_1[10].ENA
reset_n => tx_buffer_1[9].ENA
reset_n => tx_buffer_1[8].ENA
reset_n => tx_buffer_1[7].ENA
reset_n => tx_buffer_1[6].ENA
reset_n => tx_buffer_1[5].ENA
reset_n => tx_buffer_1[4].ENA
reset_n => tx_buffer_1[3].ENA
reset_n => tx_buffer_1[2].ENA
reset_n => tx_buffer_1[1].ENA
reset_n => tx_buffer_1[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
enable => slave.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => sclk.OUTPUTSELECT
enable => assert_data.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => busy.DATAB
enable => state.DATAB
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_0.IN1
cont => process_0.IN1
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal0.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal0.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal0.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal0.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal0.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal0.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal0.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal0.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal0.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal0.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal0.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal0.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal0.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal0.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal0.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal0.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal0.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal0.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal0.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal0.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal0.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal0.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal0.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal0.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal0.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal0.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal0.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal0.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal0.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal0.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal0.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal0.IN0
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data_0[0] => tx_buffer_0.DATAB
tx_data_0[0] => tx_buffer_0.DATAB
tx_data_0[1] => tx_buffer_0.DATAB
tx_data_0[1] => tx_buffer_0.DATAB
tx_data_0[2] => tx_buffer_0.DATAB
tx_data_0[2] => tx_buffer_0.DATAB
tx_data_0[3] => tx_buffer_0.DATAB
tx_data_0[3] => tx_buffer_0.DATAB
tx_data_0[4] => tx_buffer_0.DATAB
tx_data_0[4] => tx_buffer_0.DATAB
tx_data_0[5] => tx_buffer_0.DATAB
tx_data_0[5] => tx_buffer_0.DATAB
tx_data_0[6] => tx_buffer_0.DATAB
tx_data_0[6] => tx_buffer_0.DATAB
tx_data_0[7] => tx_buffer_0.DATAB
tx_data_0[7] => tx_buffer_0.DATAB
tx_data_0[8] => tx_buffer_0.DATAB
tx_data_0[8] => tx_buffer_0.DATAB
tx_data_0[9] => tx_buffer_0.DATAB
tx_data_0[9] => tx_buffer_0.DATAB
tx_data_0[10] => tx_buffer_0.DATAB
tx_data_0[10] => tx_buffer_0.DATAB
tx_data_0[11] => tx_buffer_0.DATAB
tx_data_0[11] => tx_buffer_0.DATAB
tx_data_0[12] => tx_buffer_0.DATAB
tx_data_0[12] => tx_buffer_0.DATAB
tx_data_0[13] => tx_buffer_0.DATAB
tx_data_0[13] => tx_buffer_0.DATAB
tx_data_0[14] => tx_buffer_0.DATAB
tx_data_0[14] => tx_buffer_0.DATAB
tx_data_0[15] => tx_buffer_0.DATAB
tx_data_0[15] => tx_buffer_0.DATAB
tx_data_1[0] => tx_buffer_1.DATAB
tx_data_1[0] => tx_buffer_1.DATAB
tx_data_1[1] => tx_buffer_1.DATAB
tx_data_1[1] => tx_buffer_1.DATAB
tx_data_1[2] => tx_buffer_1.DATAB
tx_data_1[2] => tx_buffer_1.DATAB
tx_data_1[3] => tx_buffer_1.DATAB
tx_data_1[3] => tx_buffer_1.DATAB
tx_data_1[4] => tx_buffer_1.DATAB
tx_data_1[4] => tx_buffer_1.DATAB
tx_data_1[5] => tx_buffer_1.DATAB
tx_data_1[5] => tx_buffer_1.DATAB
tx_data_1[6] => tx_buffer_1.DATAB
tx_data_1[6] => tx_buffer_1.DATAB
tx_data_1[7] => tx_buffer_1.DATAB
tx_data_1[7] => tx_buffer_1.DATAB
tx_data_1[8] => tx_buffer_1.DATAB
tx_data_1[8] => tx_buffer_1.DATAB
tx_data_1[9] => tx_buffer_1.DATAB
tx_data_1[9] => tx_buffer_1.DATAB
tx_data_1[10] => tx_buffer_1.DATAB
tx_data_1[10] => tx_buffer_1.DATAB
tx_data_1[11] => tx_buffer_1.DATAB
tx_data_1[11] => tx_buffer_1.DATAB
tx_data_1[12] => tx_buffer_1.DATAB
tx_data_1[12] => tx_buffer_1.DATAB
tx_data_1[13] => tx_buffer_1.DATAB
tx_data_1[13] => tx_buffer_1.DATAB
tx_data_1[14] => tx_buffer_1.DATAB
tx_data_1[14] => tx_buffer_1.DATAB
tx_data_1[15] => tx_buffer_1.DATAB
tx_data_1[15] => tx_buffer_1.DATAB
miso => rx_buffer.DATAB
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss_n[0] <= ss_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi_0 <= mosi_0.DB_MAX_OUTPUT_PORT_TYPE
mosi_1 <= mosi_1.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|reg:ADCREG
ld_reg => q[11].ENA
ld_reg => q[10].ENA
ld_reg => q[9].ENA
ld_reg => q[8].ENA
ld_reg => q[7].ENA
ld_reg => q[6].ENA
ld_reg => q[5].ENA
ld_reg => q[4].ENA
ld_reg => q[3].ENA
ld_reg => q[2].ENA
ld_reg => q[1].ENA
ld_reg => q[0].ENA
rst_L => q[0].ACLR
rst_L => q[1].ACLR
rst_L => q[2].ACLR
rst_L => q[3].ACLR
rst_L => q[4].ACLR
rst_L => q[5].ACLR
rst_L => q[6].ACLR
rst_L => q[7].ACLR
rst_L => q[8].ACLR
rst_L => q[9].ACLR
rst_L => q[10].ACLR
rst_L => q[11].ACLR
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => q[11].CLK
reg_din[0] => q[0].DATAIN
reg_din[1] => q[1].DATAIN
reg_din[2] => q[2].DATAIN
reg_din[3] => q[3].DATAIN
reg_din[4] => q[4].DATAIN
reg_din[5] => q[5].DATAIN
reg_din[6] => q[6].DATAIN
reg_din[7] => q[7].DATAIN
reg_din[8] => q[8].DATAIN
reg_din[9] => q[9].DATAIN
reg_din[10] => q[10].DATAIN
reg_din[11] => q[11].DATAIN
reg_dout[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
reg_dout[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT
rst_L => adc_qsys_interface:ADC_INPUT.rst_L
adc_init => adc_qsys_interface:ADC_INPUT.adc_init
CLK => adc_qsys_interface:ADC_INPUT.CLK
internalSource => ~NO_FANOUT~
adc_chnl[0] => adc_qsys_interface:ADC_INPUT.adc_chnl[0]
adc_chnl[1] => adc_qsys_interface:ADC_INPUT.adc_chnl[1]
adc_chnl[2] => adc_qsys_interface:ADC_INPUT.adc_chnl[2]
adc_chnl[3] => adc_qsys_interface:ADC_INPUT.adc_chnl[3]
adc_chnl[4] => adc_qsys_interface:ADC_INPUT.adc_chnl[4]
adc_start => ~NO_FANOUT~
adc_data[0] <= adc_qsys_interface:ADC_INPUT.adc_data[0]
adc_data[1] <= adc_qsys_interface:ADC_INPUT.adc_data[1]
adc_data[2] <= adc_qsys_interface:ADC_INPUT.adc_data[2]
adc_data[3] <= adc_qsys_interface:ADC_INPUT.adc_data[3]
adc_data[4] <= adc_qsys_interface:ADC_INPUT.adc_data[4]
adc_data[5] <= adc_qsys_interface:ADC_INPUT.adc_data[5]
adc_data[6] <= adc_qsys_interface:ADC_INPUT.adc_data[6]
adc_data[7] <= adc_qsys_interface:ADC_INPUT.adc_data[7]
adc_data[8] <= adc_qsys_interface:ADC_INPUT.adc_data[8]
adc_data[9] <= adc_qsys_interface:ADC_INPUT.adc_data[9]
adc_data[10] <= adc_qsys_interface:ADC_INPUT.adc_data[10]
adc_data[11] <= adc_qsys_interface:ADC_INPUT.adc_data[11]
adc_chnl_out[0] <= adc_qsys_interface:ADC_INPUT.adc_chnl_out[0]
adc_chnl_out[1] <= adc_qsys_interface:ADC_INPUT.adc_chnl_out[1]
adc_chnl_out[2] <= adc_qsys_interface:ADC_INPUT.adc_chnl_out[2]
adc_chnl_out[3] <= adc_qsys_interface:ADC_INPUT.adc_chnl_out[3]
adc_chnl_out[4] <= adc_qsys_interface:ADC_INPUT.adc_chnl_out[4]
adc_data_busy <= adc_qsys_interface:ADC_INPUT.adc_data_busy
adc_qsys_cmd_vld <= adc_qsys_interface:ADC_INPUT.adc_qsys_cmd_vld
adc_qsys_resp_vld <= adc_qsys_interface:ADC_INPUT.adc_qsys_resp_vld
adc_qsys_cmd_rdy <= adc_qsys_interface:ADC_INPUT.adc_qsys_cmd_rdy


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT
rst_L => adc_qsys:ADC_INPUT.reset_reset_n
rst_L => adc_chnl_int[0].ACLR
rst_L => adc_chnl_int[1].ACLR
rst_L => adc_chnl_int[2].ACLR
rst_L => adc_chnl_int[3].ACLR
rst_L => adc_chnl_int[4].ACLR
rst_L => ADC_DATA_TEMP[0].ACLR
rst_L => ADC_DATA_TEMP[1].ACLR
rst_L => ADC_DATA_TEMP[2].ACLR
rst_L => ADC_DATA_TEMP[3].ACLR
rst_L => ADC_DATA_TEMP[4].ACLR
rst_L => ADC_DATA_TEMP[5].ACLR
rst_L => ADC_DATA_TEMP[6].ACLR
rst_L => ADC_DATA_TEMP[7].ACLR
rst_L => ADC_DATA_TEMP[8].ACLR
rst_L => ADC_DATA_TEMP[9].ACLR
rst_L => ADC_DATA_TEMP[10].ACLR
rst_L => ADC_DATA_TEMP[11].ACLR
rst_L => ADC_0_command_valid.ACLR
rst_L => adc_start_L_old.ACLR
rst_L => adc_data_busy_int.ACLR
rst_L => ADC_STATE~4.DATAIN
rst_L => ADC_CHAN_CONV[0].ENA
rst_L => ADC_CHAN_CONV[4].ENA
rst_L => ADC_CHAN_CONV[3].ENA
rst_L => ADC_CHAN_CONV[2].ENA
rst_L => ADC_CHAN_CONV[1].ENA
adc_init => ~NO_FANOUT~
CLK => adc_qsys:ADC_INPUT.clk_clk
CLK => ADC_CHAN_CONV[0].CLK
CLK => ADC_CHAN_CONV[1].CLK
CLK => ADC_CHAN_CONV[2].CLK
CLK => ADC_CHAN_CONV[3].CLK
CLK => ADC_CHAN_CONV[4].CLK
CLK => adc_chnl_int[0].CLK
CLK => adc_chnl_int[1].CLK
CLK => adc_chnl_int[2].CLK
CLK => adc_chnl_int[3].CLK
CLK => adc_chnl_int[4].CLK
CLK => ADC_DATA_TEMP[0].CLK
CLK => ADC_DATA_TEMP[1].CLK
CLK => ADC_DATA_TEMP[2].CLK
CLK => ADC_DATA_TEMP[3].CLK
CLK => ADC_DATA_TEMP[4].CLK
CLK => ADC_DATA_TEMP[5].CLK
CLK => ADC_DATA_TEMP[6].CLK
CLK => ADC_DATA_TEMP[7].CLK
CLK => ADC_DATA_TEMP[8].CLK
CLK => ADC_DATA_TEMP[9].CLK
CLK => ADC_DATA_TEMP[10].CLK
CLK => ADC_DATA_TEMP[11].CLK
CLK => ADC_0_command_valid.CLK
CLK => adc_start_L_old.CLK
CLK => adc_data_busy_int.CLK
CLK => ADC_STATE~2.DATAIN
adc_chnl[0] => adc_chnl_int.DATAB
adc_chnl[1] => adc_chnl_int.DATAB
adc_chnl[2] => adc_chnl_int.DATAB
adc_chnl[3] => adc_chnl_int.DATAB
adc_chnl[4] => adc_chnl_int.DATAB
adc_start_L => ADC_PROCESS.IN1
adc_data[0] <= ADC_DATA_TEMP[0].DB_MAX_OUTPUT_PORT_TYPE
adc_data[1] <= ADC_DATA_TEMP[1].DB_MAX_OUTPUT_PORT_TYPE
adc_data[2] <= ADC_DATA_TEMP[2].DB_MAX_OUTPUT_PORT_TYPE
adc_data[3] <= ADC_DATA_TEMP[3].DB_MAX_OUTPUT_PORT_TYPE
adc_data[4] <= ADC_DATA_TEMP[4].DB_MAX_OUTPUT_PORT_TYPE
adc_data[5] <= ADC_DATA_TEMP[5].DB_MAX_OUTPUT_PORT_TYPE
adc_data[6] <= ADC_DATA_TEMP[6].DB_MAX_OUTPUT_PORT_TYPE
adc_data[7] <= ADC_DATA_TEMP[7].DB_MAX_OUTPUT_PORT_TYPE
adc_data[8] <= ADC_DATA_TEMP[8].DB_MAX_OUTPUT_PORT_TYPE
adc_data[9] <= ADC_DATA_TEMP[9].DB_MAX_OUTPUT_PORT_TYPE
adc_data[10] <= ADC_DATA_TEMP[10].DB_MAX_OUTPUT_PORT_TYPE
adc_data[11] <= ADC_DATA_TEMP[11].DB_MAX_OUTPUT_PORT_TYPE
adc_data_busy <= adc_data_busy_int.DB_MAX_OUTPUT_PORT_TYPE
adc_chnl_out[0] <= ADC_CHAN_CONV[0].DB_MAX_OUTPUT_PORT_TYPE
adc_chnl_out[1] <= ADC_CHAN_CONV[1].DB_MAX_OUTPUT_PORT_TYPE
adc_chnl_out[2] <= ADC_CHAN_CONV[2].DB_MAX_OUTPUT_PORT_TYPE
adc_chnl_out[3] <= ADC_CHAN_CONV[3].DB_MAX_OUTPUT_PORT_TYPE
adc_chnl_out[4] <= ADC_CHAN_CONV[4].DB_MAX_OUTPUT_PORT_TYPE
adc_qsys_cmd_vld <= ADC_0_command_valid.DB_MAX_OUTPUT_PORT_TYPE
adc_qsys_resp_vld <= adc_qsys:ADC_INPUT.modular_adc_0_response_valid
adc_qsys_cmd_rdy <= adc_qsys:ADC_INPUT.modular_adc_0_command_ready


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT
clk_clk => clk_clk.IN2
clock_bridge_sys_out_clk_clk <= clock_bridge_sys_out_clk_clk.DB_MAX_OUTPUT_PORT_TYPE
modular_adc_0_command_valid => modular_adc_0_command_valid.IN1
modular_adc_0_command_channel[0] => modular_adc_0_command_channel[0].IN1
modular_adc_0_command_channel[1] => modular_adc_0_command_channel[1].IN1
modular_adc_0_command_channel[2] => modular_adc_0_command_channel[2].IN1
modular_adc_0_command_channel[3] => modular_adc_0_command_channel[3].IN1
modular_adc_0_command_channel[4] => modular_adc_0_command_channel[4].IN1
modular_adc_0_command_startofpacket => modular_adc_0_command_startofpacket.IN1
modular_adc_0_command_endofpacket => modular_adc_0_command_endofpacket.IN1
modular_adc_0_command_ready <= adc_qsys_modular_adc_0:modular_adc_0.command_ready
modular_adc_0_response_valid <= adc_qsys_modular_adc_0:modular_adc_0.response_valid
modular_adc_0_response_channel[0] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[1] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[2] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[3] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[4] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_data[0] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[1] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[2] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[3] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[4] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[5] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[6] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[7] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[8] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[9] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[10] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[11] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_startofpacket <= adc_qsys_modular_adc_0:modular_adc_0.response_startofpacket
modular_adc_0_response_endofpacket <= adc_qsys_modular_adc_0:modular_adc_0.response_endofpacket
reset_reset_n => _.IN1
reset_reset_n => _.IN1


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
c1 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
c2 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
c3 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
c4 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0
clock_clk => clock_clk.IN1
reset_sink_reset_n => reset_sink_reset_n.IN1
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
command_valid => command_valid.IN1
command_channel[0] => command_channel[0].IN1
command_channel[1] => command_channel[1].IN1
command_channel[2] => command_channel[2].IN1
command_channel[3] => command_channel[3].IN1
command_channel[4] => command_channel[4].IN1
command_startofpacket => command_startofpacket.IN1
command_endofpacket => command_endofpacket.IN1
command_ready <= altera_modular_adc_control:control_internal.cmd_ready
response_valid <= altera_modular_adc_control:control_internal.rsp_valid
response_channel[0] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[1] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[2] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[3] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[4] <= altera_modular_adc_control:control_internal.rsp_channel
response_data[0] <= altera_modular_adc_control:control_internal.rsp_data
response_data[1] <= altera_modular_adc_control:control_internal.rsp_data
response_data[2] <= altera_modular_adc_control:control_internal.rsp_data
response_data[3] <= altera_modular_adc_control:control_internal.rsp_data
response_data[4] <= altera_modular_adc_control:control_internal.rsp_data
response_data[5] <= altera_modular_adc_control:control_internal.rsp_data
response_data[6] <= altera_modular_adc_control:control_internal.rsp_data
response_data[7] <= altera_modular_adc_control:control_internal.rsp_data
response_data[8] <= altera_modular_adc_control:control_internal.rsp_data
response_data[9] <= altera_modular_adc_control:control_internal.rsp_data
response_data[10] <= altera_modular_adc_control:control_internal.rsp_data
response_data[11] <= altera_modular_adc_control:control_internal.rsp_data
response_startofpacket <= altera_modular_adc_control:control_internal.rsp_sop
response_endofpacket <= altera_modular_adc_control:control_internal.rsp_eop


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN5
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN5
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN5
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN5
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN5
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers
clk => coeffs_shadow[6][0].CLK
clk => coeffs_shadow[6][1].CLK
clk => coeffs_shadow[6][2].CLK
clk => coeffs_shadow[6][3].CLK
clk => coeffs_shadow[6][4].CLK
clk => coeffs_shadow[6][5].CLK
clk => coeffs_shadow[6][6].CLK
clk => coeffs_shadow[6][7].CLK
clk => coeffs_shadow[6][8].CLK
clk => coeffs_shadow[6][9].CLK
clk => coeffs_shadow[6][10].CLK
clk => coeffs_shadow[6][11].CLK
clk => coeffs_shadow[6][12].CLK
clk => coeffs_shadow[6][13].CLK
clk => coeffs_shadow[5][0].CLK
clk => coeffs_shadow[5][1].CLK
clk => coeffs_shadow[5][2].CLK
clk => coeffs_shadow[5][3].CLK
clk => coeffs_shadow[5][4].CLK
clk => coeffs_shadow[5][5].CLK
clk => coeffs_shadow[5][6].CLK
clk => coeffs_shadow[5][7].CLK
clk => coeffs_shadow[5][8].CLK
clk => coeffs_shadow[5][9].CLK
clk => coeffs_shadow[5][10].CLK
clk => coeffs_shadow[5][11].CLK
clk => coeffs_shadow[5][12].CLK
clk => coeffs_shadow[5][13].CLK
clk => coeffs_shadow[4][0].CLK
clk => coeffs_shadow[4][1].CLK
clk => coeffs_shadow[4][2].CLK
clk => coeffs_shadow[4][3].CLK
clk => coeffs_shadow[4][4].CLK
clk => coeffs_shadow[4][5].CLK
clk => coeffs_shadow[4][6].CLK
clk => coeffs_shadow[4][7].CLK
clk => coeffs_shadow[4][8].CLK
clk => coeffs_shadow[4][9].CLK
clk => coeffs_shadow[4][10].CLK
clk => coeffs_shadow[4][11].CLK
clk => coeffs_shadow[4][12].CLK
clk => coeffs_shadow[4][13].CLK
clk => coeffs_shadow[3][0].CLK
clk => coeffs_shadow[3][1].CLK
clk => coeffs_shadow[3][2].CLK
clk => coeffs_shadow[3][3].CLK
clk => coeffs_shadow[3][4].CLK
clk => coeffs_shadow[3][5].CLK
clk => coeffs_shadow[3][6].CLK
clk => coeffs_shadow[3][7].CLK
clk => coeffs_shadow[3][8].CLK
clk => coeffs_shadow[3][9].CLK
clk => coeffs_shadow[3][10].CLK
clk => coeffs_shadow[3][11].CLK
clk => coeffs_shadow[3][12].CLK
clk => coeffs_shadow[3][13].CLK
clk => coeffs_shadow[2][0].CLK
clk => coeffs_shadow[2][1].CLK
clk => coeffs_shadow[2][2].CLK
clk => coeffs_shadow[2][3].CLK
clk => coeffs_shadow[2][4].CLK
clk => coeffs_shadow[2][5].CLK
clk => coeffs_shadow[2][6].CLK
clk => coeffs_shadow[2][7].CLK
clk => coeffs_shadow[2][8].CLK
clk => coeffs_shadow[2][9].CLK
clk => coeffs_shadow[2][10].CLK
clk => coeffs_shadow[2][11].CLK
clk => coeffs_shadow[2][12].CLK
clk => coeffs_shadow[2][13].CLK
clk => coeffs_shadow[1][0].CLK
clk => coeffs_shadow[1][1].CLK
clk => coeffs_shadow[1][2].CLK
clk => coeffs_shadow[1][3].CLK
clk => coeffs_shadow[1][4].CLK
clk => coeffs_shadow[1][5].CLK
clk => coeffs_shadow[1][6].CLK
clk => coeffs_shadow[1][7].CLK
clk => coeffs_shadow[1][8].CLK
clk => coeffs_shadow[1][9].CLK
clk => coeffs_shadow[1][10].CLK
clk => coeffs_shadow[1][11].CLK
clk => coeffs_shadow[1][12].CLK
clk => coeffs_shadow[1][13].CLK
clk => coeffs_shadow[0][0].CLK
clk => coeffs_shadow[0][1].CLK
clk => coeffs_shadow[0][2].CLK
clk => coeffs_shadow[0][3].CLK
clk => coeffs_shadow[0][4].CLK
clk => coeffs_shadow[0][5].CLK
clk => coeffs_shadow[0][6].CLK
clk => coeffs_shadow[0][7].CLK
clk => coeffs_shadow[0][8].CLK
clk => coeffs_shadow[0][9].CLK
clk => coeffs_shadow[0][10].CLK
clk => coeffs_shadow[0][11].CLK
clk => coeffs_shadow[0][12].CLK
clk => coeffs_shadow[0][13].CLK
clk => coeffs_registers_adc:u_coeffs_registers.clk
clk => discrete_fir_filter_adc:u_Discrete_FIR_Filter.clk
reset => coeffs_shadow[6][0].ACLR
reset => coeffs_shadow[6][1].ACLR
reset => coeffs_shadow[6][2].ACLR
reset => coeffs_shadow[6][3].ACLR
reset => coeffs_shadow[6][4].ACLR
reset => coeffs_shadow[6][5].ACLR
reset => coeffs_shadow[6][6].ACLR
reset => coeffs_shadow[6][7].ACLR
reset => coeffs_shadow[6][8].ACLR
reset => coeffs_shadow[6][9].ACLR
reset => coeffs_shadow[6][10].ACLR
reset => coeffs_shadow[6][11].ACLR
reset => coeffs_shadow[6][12].ACLR
reset => coeffs_shadow[6][13].ACLR
reset => coeffs_shadow[5][0].ACLR
reset => coeffs_shadow[5][1].ACLR
reset => coeffs_shadow[5][2].ACLR
reset => coeffs_shadow[5][3].ACLR
reset => coeffs_shadow[5][4].ACLR
reset => coeffs_shadow[5][5].ACLR
reset => coeffs_shadow[5][6].ACLR
reset => coeffs_shadow[5][7].ACLR
reset => coeffs_shadow[5][8].ACLR
reset => coeffs_shadow[5][9].ACLR
reset => coeffs_shadow[5][10].ACLR
reset => coeffs_shadow[5][11].ACLR
reset => coeffs_shadow[5][12].ACLR
reset => coeffs_shadow[5][13].ACLR
reset => coeffs_shadow[4][0].ACLR
reset => coeffs_shadow[4][1].ACLR
reset => coeffs_shadow[4][2].ACLR
reset => coeffs_shadow[4][3].ACLR
reset => coeffs_shadow[4][4].ACLR
reset => coeffs_shadow[4][5].ACLR
reset => coeffs_shadow[4][6].ACLR
reset => coeffs_shadow[4][7].ACLR
reset => coeffs_shadow[4][8].ACLR
reset => coeffs_shadow[4][9].ACLR
reset => coeffs_shadow[4][10].ACLR
reset => coeffs_shadow[4][11].ACLR
reset => coeffs_shadow[4][12].ACLR
reset => coeffs_shadow[4][13].ACLR
reset => coeffs_shadow[3][0].ACLR
reset => coeffs_shadow[3][1].ACLR
reset => coeffs_shadow[3][2].ACLR
reset => coeffs_shadow[3][3].ACLR
reset => coeffs_shadow[3][4].ACLR
reset => coeffs_shadow[3][5].ACLR
reset => coeffs_shadow[3][6].ACLR
reset => coeffs_shadow[3][7].ACLR
reset => coeffs_shadow[3][8].ACLR
reset => coeffs_shadow[3][9].ACLR
reset => coeffs_shadow[3][10].ACLR
reset => coeffs_shadow[3][11].ACLR
reset => coeffs_shadow[3][12].ACLR
reset => coeffs_shadow[3][13].ACLR
reset => coeffs_shadow[2][0].ACLR
reset => coeffs_shadow[2][1].ACLR
reset => coeffs_shadow[2][2].ACLR
reset => coeffs_shadow[2][3].ACLR
reset => coeffs_shadow[2][4].ACLR
reset => coeffs_shadow[2][5].ACLR
reset => coeffs_shadow[2][6].ACLR
reset => coeffs_shadow[2][7].ACLR
reset => coeffs_shadow[2][8].ACLR
reset => coeffs_shadow[2][9].ACLR
reset => coeffs_shadow[2][10].ACLR
reset => coeffs_shadow[2][11].ACLR
reset => coeffs_shadow[2][12].ACLR
reset => coeffs_shadow[2][13].ACLR
reset => coeffs_shadow[1][0].ACLR
reset => coeffs_shadow[1][1].ACLR
reset => coeffs_shadow[1][2].ACLR
reset => coeffs_shadow[1][3].ACLR
reset => coeffs_shadow[1][4].ACLR
reset => coeffs_shadow[1][5].ACLR
reset => coeffs_shadow[1][6].ACLR
reset => coeffs_shadow[1][7].ACLR
reset => coeffs_shadow[1][8].ACLR
reset => coeffs_shadow[1][9].ACLR
reset => coeffs_shadow[1][10].ACLR
reset => coeffs_shadow[1][11].ACLR
reset => coeffs_shadow[1][12].ACLR
reset => coeffs_shadow[1][13].ACLR
reset => coeffs_shadow[0][0].ACLR
reset => coeffs_shadow[0][1].ACLR
reset => coeffs_shadow[0][2].ACLR
reset => coeffs_shadow[0][3].ACLR
reset => coeffs_shadow[0][4].ACLR
reset => coeffs_shadow[0][5].ACLR
reset => coeffs_shadow[0][6].ACLR
reset => coeffs_shadow[0][7].ACLR
reset => coeffs_shadow[0][8].ACLR
reset => coeffs_shadow[0][9].ACLR
reset => coeffs_shadow[0][10].ACLR
reset => coeffs_shadow[0][11].ACLR
reset => coeffs_shadow[0][12].ACLR
reset => coeffs_shadow[0][13].ACLR
reset => coeffs_registers_adc:u_coeffs_registers.reset
reset => discrete_fir_filter_adc:u_Discrete_FIR_Filter.reset
clk_enable => coeffs_registers_adc:u_coeffs_registers.enb
clk_enable => discrete_fir_filter_adc:u_Discrete_FIR_Filter.enb
clk_enable => shadow_regs_process.IN0
clk_enable => ce_out.DATAIN
coeffs_in[0] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[0]
coeffs_in[1] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[1]
coeffs_in[2] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[2]
coeffs_in[3] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[3]
coeffs_in[4] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[4]
coeffs_in[5] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[5]
coeffs_in[6] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[6]
coeffs_in[7] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[7]
coeffs_in[8] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[8]
coeffs_in[9] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[9]
coeffs_in[10] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[10]
coeffs_in[11] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[11]
coeffs_in[12] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[12]
coeffs_in[13] => coeffs_registers_adc:u_coeffs_registers.coeffs_in[13]
write_address[0] => coeffs_registers_adc:u_coeffs_registers.write_address[0]
write_address[1] => coeffs_registers_adc:u_coeffs_registers.write_address[1]
write_address[2] => coeffs_registers_adc:u_coeffs_registers.write_address[2]
write_address[3] => coeffs_registers_adc:u_coeffs_registers.write_address[3]
write_address[4] => coeffs_registers_adc:u_coeffs_registers.write_address[4]
write_address[5] => coeffs_registers_adc:u_coeffs_registers.write_address[5]
write_address[6] => coeffs_registers_adc:u_coeffs_registers.write_address[6]
write_address[7] => coeffs_registers_adc:u_coeffs_registers.write_address[7]
write_enable => coeffs_registers_adc:u_coeffs_registers.write_enable
write_done => shadow_regs_process.IN1
filter_in[0] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[0]
filter_in[1] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[1]
filter_in[2] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[2]
filter_in[3] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[3]
filter_in[4] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[4]
filter_in[5] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[5]
filter_in[6] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[6]
filter_in[7] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[7]
filter_in[8] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[8]
filter_in[9] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[9]
filter_in[10] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[10]
filter_in[11] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[11]
filter_in[12] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[12]
filter_in[13] => discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_in[13]
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
filter_out[0] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[0]
filter_out[1] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[1]
filter_out[2] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[2]
filter_out[3] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[3]
filter_out[4] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[4]
filter_out[5] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[5]
filter_out[6] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[6]
filter_out[7] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[7]
filter_out[8] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[8]
filter_out[9] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[9]
filter_out[10] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[10]
filter_out[11] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[11]
filter_out[12] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[12]
filter_out[13] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[13]
filter_out[14] <= discrete_fir_filter_adc:u_Discrete_FIR_Filter.Discrete_FIR_Filter_out[14]


|lab2_top|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers
clk => coeffs_regs[6][0].CLK
clk => coeffs_regs[6][1].CLK
clk => coeffs_regs[6][2].CLK
clk => coeffs_regs[6][3].CLK
clk => coeffs_regs[6][4].CLK
clk => coeffs_regs[6][5].CLK
clk => coeffs_regs[6][6].CLK
clk => coeffs_regs[6][7].CLK
clk => coeffs_regs[6][8].CLK
clk => coeffs_regs[6][9].CLK
clk => coeffs_regs[6][10].CLK
clk => coeffs_regs[6][11].CLK
clk => coeffs_regs[6][12].CLK
clk => coeffs_regs[6][13].CLK
clk => coeffs_regs[5][0].CLK
clk => coeffs_regs[5][1].CLK
clk => coeffs_regs[5][2].CLK
clk => coeffs_regs[5][3].CLK
clk => coeffs_regs[5][4].CLK
clk => coeffs_regs[5][5].CLK
clk => coeffs_regs[5][6].CLK
clk => coeffs_regs[5][7].CLK
clk => coeffs_regs[5][8].CLK
clk => coeffs_regs[5][9].CLK
clk => coeffs_regs[5][10].CLK
clk => coeffs_regs[5][11].CLK
clk => coeffs_regs[5][12].CLK
clk => coeffs_regs[5][13].CLK
clk => coeffs_regs[4][0].CLK
clk => coeffs_regs[4][1].CLK
clk => coeffs_regs[4][2].CLK
clk => coeffs_regs[4][3].CLK
clk => coeffs_regs[4][4].CLK
clk => coeffs_regs[4][5].CLK
clk => coeffs_regs[4][6].CLK
clk => coeffs_regs[4][7].CLK
clk => coeffs_regs[4][8].CLK
clk => coeffs_regs[4][9].CLK
clk => coeffs_regs[4][10].CLK
clk => coeffs_regs[4][11].CLK
clk => coeffs_regs[4][12].CLK
clk => coeffs_regs[4][13].CLK
clk => coeffs_regs[3][0].CLK
clk => coeffs_regs[3][1].CLK
clk => coeffs_regs[3][2].CLK
clk => coeffs_regs[3][3].CLK
clk => coeffs_regs[3][4].CLK
clk => coeffs_regs[3][5].CLK
clk => coeffs_regs[3][6].CLK
clk => coeffs_regs[3][7].CLK
clk => coeffs_regs[3][8].CLK
clk => coeffs_regs[3][9].CLK
clk => coeffs_regs[3][10].CLK
clk => coeffs_regs[3][11].CLK
clk => coeffs_regs[3][12].CLK
clk => coeffs_regs[3][13].CLK
clk => coeffs_regs[2][0].CLK
clk => coeffs_regs[2][1].CLK
clk => coeffs_regs[2][2].CLK
clk => coeffs_regs[2][3].CLK
clk => coeffs_regs[2][4].CLK
clk => coeffs_regs[2][5].CLK
clk => coeffs_regs[2][6].CLK
clk => coeffs_regs[2][7].CLK
clk => coeffs_regs[2][8].CLK
clk => coeffs_regs[2][9].CLK
clk => coeffs_regs[2][10].CLK
clk => coeffs_regs[2][11].CLK
clk => coeffs_regs[2][12].CLK
clk => coeffs_regs[2][13].CLK
clk => coeffs_regs[1][0].CLK
clk => coeffs_regs[1][1].CLK
clk => coeffs_regs[1][2].CLK
clk => coeffs_regs[1][3].CLK
clk => coeffs_regs[1][4].CLK
clk => coeffs_regs[1][5].CLK
clk => coeffs_regs[1][6].CLK
clk => coeffs_regs[1][7].CLK
clk => coeffs_regs[1][8].CLK
clk => coeffs_regs[1][9].CLK
clk => coeffs_regs[1][10].CLK
clk => coeffs_regs[1][11].CLK
clk => coeffs_regs[1][12].CLK
clk => coeffs_regs[1][13].CLK
clk => coeffs_regs[0][0].CLK
clk => coeffs_regs[0][1].CLK
clk => coeffs_regs[0][2].CLK
clk => coeffs_regs[0][3].CLK
clk => coeffs_regs[0][4].CLK
clk => coeffs_regs[0][5].CLK
clk => coeffs_regs[0][6].CLK
clk => coeffs_regs[0][7].CLK
clk => coeffs_regs[0][8].CLK
clk => coeffs_regs[0][9].CLK
clk => coeffs_regs[0][10].CLK
clk => coeffs_regs[0][11].CLK
clk => coeffs_regs[0][12].CLK
clk => coeffs_regs[0][13].CLK
reset => coeffs_regs[6][0].ACLR
reset => coeffs_regs[6][1].ACLR
reset => coeffs_regs[6][2].ACLR
reset => coeffs_regs[6][3].ACLR
reset => coeffs_regs[6][4].ACLR
reset => coeffs_regs[6][5].ACLR
reset => coeffs_regs[6][6].ACLR
reset => coeffs_regs[6][7].ACLR
reset => coeffs_regs[6][8].ACLR
reset => coeffs_regs[6][9].ACLR
reset => coeffs_regs[6][10].ACLR
reset => coeffs_regs[6][11].ACLR
reset => coeffs_regs[6][12].ACLR
reset => coeffs_regs[6][13].ACLR
reset => coeffs_regs[5][0].ACLR
reset => coeffs_regs[5][1].ACLR
reset => coeffs_regs[5][2].ACLR
reset => coeffs_regs[5][3].ACLR
reset => coeffs_regs[5][4].ACLR
reset => coeffs_regs[5][5].ACLR
reset => coeffs_regs[5][6].ACLR
reset => coeffs_regs[5][7].ACLR
reset => coeffs_regs[5][8].ACLR
reset => coeffs_regs[5][9].ACLR
reset => coeffs_regs[5][10].ACLR
reset => coeffs_regs[5][11].ACLR
reset => coeffs_regs[5][12].ACLR
reset => coeffs_regs[5][13].ACLR
reset => coeffs_regs[4][0].ACLR
reset => coeffs_regs[4][1].ACLR
reset => coeffs_regs[4][2].ACLR
reset => coeffs_regs[4][3].ACLR
reset => coeffs_regs[4][4].ACLR
reset => coeffs_regs[4][5].ACLR
reset => coeffs_regs[4][6].ACLR
reset => coeffs_regs[4][7].ACLR
reset => coeffs_regs[4][8].ACLR
reset => coeffs_regs[4][9].ACLR
reset => coeffs_regs[4][10].ACLR
reset => coeffs_regs[4][11].ACLR
reset => coeffs_regs[4][12].ACLR
reset => coeffs_regs[4][13].ACLR
reset => coeffs_regs[3][0].ACLR
reset => coeffs_regs[3][1].ACLR
reset => coeffs_regs[3][2].ACLR
reset => coeffs_regs[3][3].ACLR
reset => coeffs_regs[3][4].ACLR
reset => coeffs_regs[3][5].ACLR
reset => coeffs_regs[3][6].ACLR
reset => coeffs_regs[3][7].ACLR
reset => coeffs_regs[3][8].ACLR
reset => coeffs_regs[3][9].ACLR
reset => coeffs_regs[3][10].ACLR
reset => coeffs_regs[3][11].ACLR
reset => coeffs_regs[3][12].ACLR
reset => coeffs_regs[3][13].ACLR
reset => coeffs_regs[2][0].ACLR
reset => coeffs_regs[2][1].ACLR
reset => coeffs_regs[2][2].ACLR
reset => coeffs_regs[2][3].ACLR
reset => coeffs_regs[2][4].ACLR
reset => coeffs_regs[2][5].ACLR
reset => coeffs_regs[2][6].ACLR
reset => coeffs_regs[2][7].ACLR
reset => coeffs_regs[2][8].ACLR
reset => coeffs_regs[2][9].ACLR
reset => coeffs_regs[2][10].ACLR
reset => coeffs_regs[2][11].ACLR
reset => coeffs_regs[2][12].ACLR
reset => coeffs_regs[2][13].ACLR
reset => coeffs_regs[1][0].ACLR
reset => coeffs_regs[1][1].ACLR
reset => coeffs_regs[1][2].ACLR
reset => coeffs_regs[1][3].ACLR
reset => coeffs_regs[1][4].ACLR
reset => coeffs_regs[1][5].ACLR
reset => coeffs_regs[1][6].ACLR
reset => coeffs_regs[1][7].ACLR
reset => coeffs_regs[1][8].ACLR
reset => coeffs_regs[1][9].ACLR
reset => coeffs_regs[1][10].ACLR
reset => coeffs_regs[1][11].ACLR
reset => coeffs_regs[1][12].ACLR
reset => coeffs_regs[1][13].ACLR
reset => coeffs_regs[0][0].ACLR
reset => coeffs_regs[0][1].ACLR
reset => coeffs_regs[0][2].ACLR
reset => coeffs_regs[0][3].ACLR
reset => coeffs_regs[0][4].ACLR
reset => coeffs_regs[0][5].ACLR
reset => coeffs_regs[0][6].ACLR
reset => coeffs_regs[0][7].ACLR
reset => coeffs_regs[0][8].ACLR
reset => coeffs_regs[0][9].ACLR
reset => coeffs_regs[0][10].ACLR
reset => coeffs_regs[0][11].ACLR
reset => coeffs_regs[0][12].ACLR
reset => coeffs_regs[0][13].ACLR
enb => coeffs_regs_1_process.IN0
coeffs_in[0] => coeffs_assigned[0][0].DATAB
coeffs_in[0] => coeffs_assigned[1][0].DATAB
coeffs_in[0] => coeffs_assigned[2][0].DATAB
coeffs_in[0] => coeffs_assigned[3][0].DATAB
coeffs_in[0] => coeffs_assigned[4][0].DATAB
coeffs_in[0] => coeffs_assigned[5][0].DATAB
coeffs_in[0] => coeffs_assigned[6][0].DATAB
coeffs_in[1] => coeffs_assigned[0][1].DATAB
coeffs_in[1] => coeffs_assigned[1][1].DATAB
coeffs_in[1] => coeffs_assigned[2][1].DATAB
coeffs_in[1] => coeffs_assigned[3][1].DATAB
coeffs_in[1] => coeffs_assigned[4][1].DATAB
coeffs_in[1] => coeffs_assigned[5][1].DATAB
coeffs_in[1] => coeffs_assigned[6][1].DATAB
coeffs_in[2] => coeffs_assigned[0][2].DATAB
coeffs_in[2] => coeffs_assigned[1][2].DATAB
coeffs_in[2] => coeffs_assigned[2][2].DATAB
coeffs_in[2] => coeffs_assigned[3][2].DATAB
coeffs_in[2] => coeffs_assigned[4][2].DATAB
coeffs_in[2] => coeffs_assigned[5][2].DATAB
coeffs_in[2] => coeffs_assigned[6][2].DATAB
coeffs_in[3] => coeffs_assigned[0][3].DATAB
coeffs_in[3] => coeffs_assigned[1][3].DATAB
coeffs_in[3] => coeffs_assigned[2][3].DATAB
coeffs_in[3] => coeffs_assigned[3][3].DATAB
coeffs_in[3] => coeffs_assigned[4][3].DATAB
coeffs_in[3] => coeffs_assigned[5][3].DATAB
coeffs_in[3] => coeffs_assigned[6][3].DATAB
coeffs_in[4] => coeffs_assigned[0][4].DATAB
coeffs_in[4] => coeffs_assigned[1][4].DATAB
coeffs_in[4] => coeffs_assigned[2][4].DATAB
coeffs_in[4] => coeffs_assigned[3][4].DATAB
coeffs_in[4] => coeffs_assigned[4][4].DATAB
coeffs_in[4] => coeffs_assigned[5][4].DATAB
coeffs_in[4] => coeffs_assigned[6][4].DATAB
coeffs_in[5] => coeffs_assigned[0][5].DATAB
coeffs_in[5] => coeffs_assigned[1][5].DATAB
coeffs_in[5] => coeffs_assigned[2][5].DATAB
coeffs_in[5] => coeffs_assigned[3][5].DATAB
coeffs_in[5] => coeffs_assigned[4][5].DATAB
coeffs_in[5] => coeffs_assigned[5][5].DATAB
coeffs_in[5] => coeffs_assigned[6][5].DATAB
coeffs_in[6] => coeffs_assigned[0][6].DATAB
coeffs_in[6] => coeffs_assigned[1][6].DATAB
coeffs_in[6] => coeffs_assigned[2][6].DATAB
coeffs_in[6] => coeffs_assigned[3][6].DATAB
coeffs_in[6] => coeffs_assigned[4][6].DATAB
coeffs_in[6] => coeffs_assigned[5][6].DATAB
coeffs_in[6] => coeffs_assigned[6][6].DATAB
coeffs_in[7] => coeffs_assigned[0][7].DATAB
coeffs_in[7] => coeffs_assigned[1][7].DATAB
coeffs_in[7] => coeffs_assigned[2][7].DATAB
coeffs_in[7] => coeffs_assigned[3][7].DATAB
coeffs_in[7] => coeffs_assigned[4][7].DATAB
coeffs_in[7] => coeffs_assigned[5][7].DATAB
coeffs_in[7] => coeffs_assigned[6][7].DATAB
coeffs_in[8] => coeffs_assigned[0][8].DATAB
coeffs_in[8] => coeffs_assigned[1][8].DATAB
coeffs_in[8] => coeffs_assigned[2][8].DATAB
coeffs_in[8] => coeffs_assigned[3][8].DATAB
coeffs_in[8] => coeffs_assigned[4][8].DATAB
coeffs_in[8] => coeffs_assigned[5][8].DATAB
coeffs_in[8] => coeffs_assigned[6][8].DATAB
coeffs_in[9] => coeffs_assigned[0][9].DATAB
coeffs_in[9] => coeffs_assigned[1][9].DATAB
coeffs_in[9] => coeffs_assigned[2][9].DATAB
coeffs_in[9] => coeffs_assigned[3][9].DATAB
coeffs_in[9] => coeffs_assigned[4][9].DATAB
coeffs_in[9] => coeffs_assigned[5][9].DATAB
coeffs_in[9] => coeffs_assigned[6][9].DATAB
coeffs_in[10] => coeffs_assigned[0][10].DATAB
coeffs_in[10] => coeffs_assigned[1][10].DATAB
coeffs_in[10] => coeffs_assigned[2][10].DATAB
coeffs_in[10] => coeffs_assigned[3][10].DATAB
coeffs_in[10] => coeffs_assigned[4][10].DATAB
coeffs_in[10] => coeffs_assigned[5][10].DATAB
coeffs_in[10] => coeffs_assigned[6][10].DATAB
coeffs_in[11] => coeffs_assigned[0][11].DATAB
coeffs_in[11] => coeffs_assigned[1][11].DATAB
coeffs_in[11] => coeffs_assigned[2][11].DATAB
coeffs_in[11] => coeffs_assigned[3][11].DATAB
coeffs_in[11] => coeffs_assigned[4][11].DATAB
coeffs_in[11] => coeffs_assigned[5][11].DATAB
coeffs_in[11] => coeffs_assigned[6][11].DATAB
coeffs_in[12] => coeffs_assigned[0][12].DATAB
coeffs_in[12] => coeffs_assigned[1][12].DATAB
coeffs_in[12] => coeffs_assigned[2][12].DATAB
coeffs_in[12] => coeffs_assigned[3][12].DATAB
coeffs_in[12] => coeffs_assigned[4][12].DATAB
coeffs_in[12] => coeffs_assigned[5][12].DATAB
coeffs_in[12] => coeffs_assigned[6][12].DATAB
coeffs_in[13] => coeffs_assigned[0][13].DATAB
coeffs_in[13] => coeffs_assigned[1][13].DATAB
coeffs_in[13] => coeffs_assigned[2][13].DATAB
coeffs_in[13] => coeffs_assigned[3][13].DATAB
coeffs_in[13] => coeffs_assigned[4][13].DATAB
coeffs_in[13] => coeffs_assigned[5][13].DATAB
coeffs_in[13] => coeffs_assigned[6][13].DATAB
write_address[0] => Equal0.IN15
write_address[0] => Equal1.IN15
write_address[0] => Equal2.IN15
write_address[0] => Equal3.IN15
write_address[0] => Equal4.IN15
write_address[0] => Equal5.IN15
write_address[0] => Equal6.IN15
write_address[1] => Equal0.IN14
write_address[1] => Equal1.IN14
write_address[1] => Equal2.IN14
write_address[1] => Equal3.IN14
write_address[1] => Equal4.IN14
write_address[1] => Equal5.IN14
write_address[1] => Equal6.IN14
write_address[2] => Equal0.IN13
write_address[2] => Equal1.IN13
write_address[2] => Equal2.IN13
write_address[2] => Equal3.IN13
write_address[2] => Equal4.IN13
write_address[2] => Equal5.IN13
write_address[2] => Equal6.IN13
write_address[3] => Equal0.IN12
write_address[3] => Equal1.IN12
write_address[3] => Equal2.IN12
write_address[3] => Equal3.IN12
write_address[3] => Equal4.IN12
write_address[3] => Equal5.IN12
write_address[3] => Equal6.IN12
write_address[4] => Equal0.IN11
write_address[4] => Equal1.IN11
write_address[4] => Equal2.IN11
write_address[4] => Equal3.IN11
write_address[4] => Equal4.IN11
write_address[4] => Equal5.IN11
write_address[4] => Equal6.IN11
write_address[5] => Equal0.IN10
write_address[5] => Equal1.IN10
write_address[5] => Equal2.IN10
write_address[5] => Equal3.IN10
write_address[5] => Equal4.IN10
write_address[5] => Equal5.IN10
write_address[5] => Equal6.IN10
write_address[6] => Equal0.IN9
write_address[6] => Equal1.IN9
write_address[6] => Equal2.IN9
write_address[6] => Equal3.IN9
write_address[6] => Equal4.IN9
write_address[6] => Equal5.IN9
write_address[6] => Equal6.IN9
write_address[7] => Equal0.IN8
write_address[7] => Equal1.IN8
write_address[7] => Equal2.IN8
write_address[7] => Equal3.IN8
write_address[7] => Equal4.IN8
write_address[7] => Equal5.IN8
write_address[7] => Equal6.IN8
write_enable => coeffs_regs_1_process.IN1
coeffs_out[6][0] <= coeffs_regs[6][0].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][1] <= coeffs_regs[6][1].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][2] <= coeffs_regs[6][2].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][3] <= coeffs_regs[6][3].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][4] <= coeffs_regs[6][4].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][5] <= coeffs_regs[6][5].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][6] <= coeffs_regs[6][6].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][7] <= coeffs_regs[6][7].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][8] <= coeffs_regs[6][8].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][9] <= coeffs_regs[6][9].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][10] <= coeffs_regs[6][10].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][11] <= coeffs_regs[6][11].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][12] <= coeffs_regs[6][12].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[6][13] <= coeffs_regs[6][13].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][0] <= coeffs_regs[5][0].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][1] <= coeffs_regs[5][1].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][2] <= coeffs_regs[5][2].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][3] <= coeffs_regs[5][3].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][4] <= coeffs_regs[5][4].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][5] <= coeffs_regs[5][5].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][6] <= coeffs_regs[5][6].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][7] <= coeffs_regs[5][7].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][8] <= coeffs_regs[5][8].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][9] <= coeffs_regs[5][9].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][10] <= coeffs_regs[5][10].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][11] <= coeffs_regs[5][11].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][12] <= coeffs_regs[5][12].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[5][13] <= coeffs_regs[5][13].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][0] <= coeffs_regs[4][0].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][1] <= coeffs_regs[4][1].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][2] <= coeffs_regs[4][2].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][3] <= coeffs_regs[4][3].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][4] <= coeffs_regs[4][4].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][5] <= coeffs_regs[4][5].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][6] <= coeffs_regs[4][6].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][7] <= coeffs_regs[4][7].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][8] <= coeffs_regs[4][8].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][9] <= coeffs_regs[4][9].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][10] <= coeffs_regs[4][10].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][11] <= coeffs_regs[4][11].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][12] <= coeffs_regs[4][12].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[4][13] <= coeffs_regs[4][13].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][0] <= coeffs_regs[3][0].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][1] <= coeffs_regs[3][1].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][2] <= coeffs_regs[3][2].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][3] <= coeffs_regs[3][3].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][4] <= coeffs_regs[3][4].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][5] <= coeffs_regs[3][5].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][6] <= coeffs_regs[3][6].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][7] <= coeffs_regs[3][7].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][8] <= coeffs_regs[3][8].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][9] <= coeffs_regs[3][9].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][10] <= coeffs_regs[3][10].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][11] <= coeffs_regs[3][11].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][12] <= coeffs_regs[3][12].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[3][13] <= coeffs_regs[3][13].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][0] <= coeffs_regs[2][0].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][1] <= coeffs_regs[2][1].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][2] <= coeffs_regs[2][2].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][3] <= coeffs_regs[2][3].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][4] <= coeffs_regs[2][4].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][5] <= coeffs_regs[2][5].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][6] <= coeffs_regs[2][6].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][7] <= coeffs_regs[2][7].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][8] <= coeffs_regs[2][8].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][9] <= coeffs_regs[2][9].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][10] <= coeffs_regs[2][10].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][11] <= coeffs_regs[2][11].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][12] <= coeffs_regs[2][12].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[2][13] <= coeffs_regs[2][13].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][0] <= coeffs_regs[1][0].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][1] <= coeffs_regs[1][1].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][2] <= coeffs_regs[1][2].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][3] <= coeffs_regs[1][3].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][4] <= coeffs_regs[1][4].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][5] <= coeffs_regs[1][5].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][6] <= coeffs_regs[1][6].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][7] <= coeffs_regs[1][7].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][8] <= coeffs_regs[1][8].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][9] <= coeffs_regs[1][9].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][10] <= coeffs_regs[1][10].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][11] <= coeffs_regs[1][11].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][12] <= coeffs_regs[1][12].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[1][13] <= coeffs_regs[1][13].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][0] <= coeffs_regs[0][0].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][1] <= coeffs_regs[0][1].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][2] <= coeffs_regs[0][2].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][3] <= coeffs_regs[0][3].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][4] <= coeffs_regs[0][4].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][5] <= coeffs_regs[0][5].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][6] <= coeffs_regs[0][6].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][7] <= coeffs_regs[0][7].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][8] <= coeffs_regs[0][8].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][9] <= coeffs_regs[0][9].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][10] <= coeffs_regs[0][10].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][11] <= coeffs_regs[0][11].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][12] <= coeffs_regs[0][12].DB_MAX_OUTPUT_PORT_TYPE
coeffs_out[0][13] <= coeffs_regs[0][13].DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter
clk => delay_pipeline_1[5][0].CLK
clk => delay_pipeline_1[5][1].CLK
clk => delay_pipeline_1[5][2].CLK
clk => delay_pipeline_1[5][3].CLK
clk => delay_pipeline_1[5][4].CLK
clk => delay_pipeline_1[5][5].CLK
clk => delay_pipeline_1[5][6].CLK
clk => delay_pipeline_1[5][7].CLK
clk => delay_pipeline_1[5][8].CLK
clk => delay_pipeline_1[5][9].CLK
clk => delay_pipeline_1[5][10].CLK
clk => delay_pipeline_1[5][11].CLK
clk => delay_pipeline_1[5][12].CLK
clk => delay_pipeline_1[5][13].CLK
clk => delay_pipeline_1[4][0].CLK
clk => delay_pipeline_1[4][1].CLK
clk => delay_pipeline_1[4][2].CLK
clk => delay_pipeline_1[4][3].CLK
clk => delay_pipeline_1[4][4].CLK
clk => delay_pipeline_1[4][5].CLK
clk => delay_pipeline_1[4][6].CLK
clk => delay_pipeline_1[4][7].CLK
clk => delay_pipeline_1[4][8].CLK
clk => delay_pipeline_1[4][9].CLK
clk => delay_pipeline_1[4][10].CLK
clk => delay_pipeline_1[4][11].CLK
clk => delay_pipeline_1[4][12].CLK
clk => delay_pipeline_1[4][13].CLK
clk => delay_pipeline_1[3][0].CLK
clk => delay_pipeline_1[3][1].CLK
clk => delay_pipeline_1[3][2].CLK
clk => delay_pipeline_1[3][3].CLK
clk => delay_pipeline_1[3][4].CLK
clk => delay_pipeline_1[3][5].CLK
clk => delay_pipeline_1[3][6].CLK
clk => delay_pipeline_1[3][7].CLK
clk => delay_pipeline_1[3][8].CLK
clk => delay_pipeline_1[3][9].CLK
clk => delay_pipeline_1[3][10].CLK
clk => delay_pipeline_1[3][11].CLK
clk => delay_pipeline_1[3][12].CLK
clk => delay_pipeline_1[3][13].CLK
clk => delay_pipeline_1[2][0].CLK
clk => delay_pipeline_1[2][1].CLK
clk => delay_pipeline_1[2][2].CLK
clk => delay_pipeline_1[2][3].CLK
clk => delay_pipeline_1[2][4].CLK
clk => delay_pipeline_1[2][5].CLK
clk => delay_pipeline_1[2][6].CLK
clk => delay_pipeline_1[2][7].CLK
clk => delay_pipeline_1[2][8].CLK
clk => delay_pipeline_1[2][9].CLK
clk => delay_pipeline_1[2][10].CLK
clk => delay_pipeline_1[2][11].CLK
clk => delay_pipeline_1[2][12].CLK
clk => delay_pipeline_1[2][13].CLK
clk => delay_pipeline_1[1][0].CLK
clk => delay_pipeline_1[1][1].CLK
clk => delay_pipeline_1[1][2].CLK
clk => delay_pipeline_1[1][3].CLK
clk => delay_pipeline_1[1][4].CLK
clk => delay_pipeline_1[1][5].CLK
clk => delay_pipeline_1[1][6].CLK
clk => delay_pipeline_1[1][7].CLK
clk => delay_pipeline_1[1][8].CLK
clk => delay_pipeline_1[1][9].CLK
clk => delay_pipeline_1[1][10].CLK
clk => delay_pipeline_1[1][11].CLK
clk => delay_pipeline_1[1][12].CLK
clk => delay_pipeline_1[1][13].CLK
clk => delay_pipeline_1[0][0].CLK
clk => delay_pipeline_1[0][1].CLK
clk => delay_pipeline_1[0][2].CLK
clk => delay_pipeline_1[0][3].CLK
clk => delay_pipeline_1[0][4].CLK
clk => delay_pipeline_1[0][5].CLK
clk => delay_pipeline_1[0][6].CLK
clk => delay_pipeline_1[0][7].CLK
clk => delay_pipeline_1[0][8].CLK
clk => delay_pipeline_1[0][9].CLK
clk => delay_pipeline_1[0][10].CLK
clk => delay_pipeline_1[0][11].CLK
clk => delay_pipeline_1[0][12].CLK
clk => delay_pipeline_1[0][13].CLK
reset => delay_pipeline_1[5][0].ACLR
reset => delay_pipeline_1[5][1].ACLR
reset => delay_pipeline_1[5][2].ACLR
reset => delay_pipeline_1[5][3].ACLR
reset => delay_pipeline_1[5][4].ACLR
reset => delay_pipeline_1[5][5].ACLR
reset => delay_pipeline_1[5][6].ACLR
reset => delay_pipeline_1[5][7].ACLR
reset => delay_pipeline_1[5][8].ACLR
reset => delay_pipeline_1[5][9].ACLR
reset => delay_pipeline_1[5][10].ACLR
reset => delay_pipeline_1[5][11].ACLR
reset => delay_pipeline_1[5][12].ACLR
reset => delay_pipeline_1[5][13].ACLR
reset => delay_pipeline_1[4][0].ACLR
reset => delay_pipeline_1[4][1].ACLR
reset => delay_pipeline_1[4][2].ACLR
reset => delay_pipeline_1[4][3].ACLR
reset => delay_pipeline_1[4][4].ACLR
reset => delay_pipeline_1[4][5].ACLR
reset => delay_pipeline_1[4][6].ACLR
reset => delay_pipeline_1[4][7].ACLR
reset => delay_pipeline_1[4][8].ACLR
reset => delay_pipeline_1[4][9].ACLR
reset => delay_pipeline_1[4][10].ACLR
reset => delay_pipeline_1[4][11].ACLR
reset => delay_pipeline_1[4][12].ACLR
reset => delay_pipeline_1[4][13].ACLR
reset => delay_pipeline_1[3][0].ACLR
reset => delay_pipeline_1[3][1].ACLR
reset => delay_pipeline_1[3][2].ACLR
reset => delay_pipeline_1[3][3].ACLR
reset => delay_pipeline_1[3][4].ACLR
reset => delay_pipeline_1[3][5].ACLR
reset => delay_pipeline_1[3][6].ACLR
reset => delay_pipeline_1[3][7].ACLR
reset => delay_pipeline_1[3][8].ACLR
reset => delay_pipeline_1[3][9].ACLR
reset => delay_pipeline_1[3][10].ACLR
reset => delay_pipeline_1[3][11].ACLR
reset => delay_pipeline_1[3][12].ACLR
reset => delay_pipeline_1[3][13].ACLR
reset => delay_pipeline_1[2][0].ACLR
reset => delay_pipeline_1[2][1].ACLR
reset => delay_pipeline_1[2][2].ACLR
reset => delay_pipeline_1[2][3].ACLR
reset => delay_pipeline_1[2][4].ACLR
reset => delay_pipeline_1[2][5].ACLR
reset => delay_pipeline_1[2][6].ACLR
reset => delay_pipeline_1[2][7].ACLR
reset => delay_pipeline_1[2][8].ACLR
reset => delay_pipeline_1[2][9].ACLR
reset => delay_pipeline_1[2][10].ACLR
reset => delay_pipeline_1[2][11].ACLR
reset => delay_pipeline_1[2][12].ACLR
reset => delay_pipeline_1[2][13].ACLR
reset => delay_pipeline_1[1][0].ACLR
reset => delay_pipeline_1[1][1].ACLR
reset => delay_pipeline_1[1][2].ACLR
reset => delay_pipeline_1[1][3].ACLR
reset => delay_pipeline_1[1][4].ACLR
reset => delay_pipeline_1[1][5].ACLR
reset => delay_pipeline_1[1][6].ACLR
reset => delay_pipeline_1[1][7].ACLR
reset => delay_pipeline_1[1][8].ACLR
reset => delay_pipeline_1[1][9].ACLR
reset => delay_pipeline_1[1][10].ACLR
reset => delay_pipeline_1[1][11].ACLR
reset => delay_pipeline_1[1][12].ACLR
reset => delay_pipeline_1[1][13].ACLR
reset => delay_pipeline_1[0][0].ACLR
reset => delay_pipeline_1[0][1].ACLR
reset => delay_pipeline_1[0][2].ACLR
reset => delay_pipeline_1[0][3].ACLR
reset => delay_pipeline_1[0][4].ACLR
reset => delay_pipeline_1[0][5].ACLR
reset => delay_pipeline_1[0][6].ACLR
reset => delay_pipeline_1[0][7].ACLR
reset => delay_pipeline_1[0][8].ACLR
reset => delay_pipeline_1[0][9].ACLR
reset => delay_pipeline_1[0][10].ACLR
reset => delay_pipeline_1[0][11].ACLR
reset => delay_pipeline_1[0][12].ACLR
reset => delay_pipeline_1[0][13].ACLR
enb => delay_pipeline_1[0][13].ENA
enb => delay_pipeline_1[0][12].ENA
enb => delay_pipeline_1[0][11].ENA
enb => delay_pipeline_1[0][10].ENA
enb => delay_pipeline_1[0][9].ENA
enb => delay_pipeline_1[0][8].ENA
enb => delay_pipeline_1[0][7].ENA
enb => delay_pipeline_1[0][6].ENA
enb => delay_pipeline_1[0][5].ENA
enb => delay_pipeline_1[0][4].ENA
enb => delay_pipeline_1[0][3].ENA
enb => delay_pipeline_1[0][2].ENA
enb => delay_pipeline_1[0][1].ENA
enb => delay_pipeline_1[0][0].ENA
enb => delay_pipeline_1[1][13].ENA
enb => delay_pipeline_1[1][12].ENA
enb => delay_pipeline_1[1][11].ENA
enb => delay_pipeline_1[1][10].ENA
enb => delay_pipeline_1[1][9].ENA
enb => delay_pipeline_1[1][8].ENA
enb => delay_pipeline_1[1][7].ENA
enb => delay_pipeline_1[1][6].ENA
enb => delay_pipeline_1[1][5].ENA
enb => delay_pipeline_1[1][4].ENA
enb => delay_pipeline_1[1][3].ENA
enb => delay_pipeline_1[1][2].ENA
enb => delay_pipeline_1[1][1].ENA
enb => delay_pipeline_1[1][0].ENA
enb => delay_pipeline_1[2][13].ENA
enb => delay_pipeline_1[2][12].ENA
enb => delay_pipeline_1[2][11].ENA
enb => delay_pipeline_1[2][10].ENA
enb => delay_pipeline_1[2][9].ENA
enb => delay_pipeline_1[2][8].ENA
enb => delay_pipeline_1[2][7].ENA
enb => delay_pipeline_1[2][6].ENA
enb => delay_pipeline_1[2][5].ENA
enb => delay_pipeline_1[2][4].ENA
enb => delay_pipeline_1[2][3].ENA
enb => delay_pipeline_1[2][2].ENA
enb => delay_pipeline_1[2][1].ENA
enb => delay_pipeline_1[2][0].ENA
enb => delay_pipeline_1[3][13].ENA
enb => delay_pipeline_1[3][12].ENA
enb => delay_pipeline_1[3][11].ENA
enb => delay_pipeline_1[3][10].ENA
enb => delay_pipeline_1[3][9].ENA
enb => delay_pipeline_1[3][8].ENA
enb => delay_pipeline_1[3][7].ENA
enb => delay_pipeline_1[3][6].ENA
enb => delay_pipeline_1[3][5].ENA
enb => delay_pipeline_1[3][4].ENA
enb => delay_pipeline_1[3][3].ENA
enb => delay_pipeline_1[3][2].ENA
enb => delay_pipeline_1[3][1].ENA
enb => delay_pipeline_1[3][0].ENA
enb => delay_pipeline_1[4][13].ENA
enb => delay_pipeline_1[4][12].ENA
enb => delay_pipeline_1[4][11].ENA
enb => delay_pipeline_1[4][10].ENA
enb => delay_pipeline_1[4][9].ENA
enb => delay_pipeline_1[4][8].ENA
enb => delay_pipeline_1[4][7].ENA
enb => delay_pipeline_1[4][6].ENA
enb => delay_pipeline_1[4][5].ENA
enb => delay_pipeline_1[4][4].ENA
enb => delay_pipeline_1[4][3].ENA
enb => delay_pipeline_1[4][2].ENA
enb => delay_pipeline_1[4][1].ENA
enb => delay_pipeline_1[4][0].ENA
enb => delay_pipeline_1[5][13].ENA
enb => delay_pipeline_1[5][12].ENA
enb => delay_pipeline_1[5][11].ENA
enb => delay_pipeline_1[5][10].ENA
enb => delay_pipeline_1[5][9].ENA
enb => delay_pipeline_1[5][8].ENA
enb => delay_pipeline_1[5][7].ENA
enb => delay_pipeline_1[5][6].ENA
enb => delay_pipeline_1[5][5].ENA
enb => delay_pipeline_1[5][4].ENA
enb => delay_pipeline_1[5][3].ENA
enb => delay_pipeline_1[5][2].ENA
enb => delay_pipeline_1[5][1].ENA
enb => delay_pipeline_1[5][0].ENA
Discrete_FIR_Filter_in[0] => Mult0.IN13
Discrete_FIR_Filter_in[0] => delay_pipeline_1[0][0].DATAIN
Discrete_FIR_Filter_in[1] => Mult0.IN12
Discrete_FIR_Filter_in[1] => delay_pipeline_1[0][1].DATAIN
Discrete_FIR_Filter_in[2] => Mult0.IN11
Discrete_FIR_Filter_in[2] => delay_pipeline_1[0][2].DATAIN
Discrete_FIR_Filter_in[3] => Mult0.IN10
Discrete_FIR_Filter_in[3] => delay_pipeline_1[0][3].DATAIN
Discrete_FIR_Filter_in[4] => Mult0.IN9
Discrete_FIR_Filter_in[4] => delay_pipeline_1[0][4].DATAIN
Discrete_FIR_Filter_in[5] => Mult0.IN8
Discrete_FIR_Filter_in[5] => delay_pipeline_1[0][5].DATAIN
Discrete_FIR_Filter_in[6] => Mult0.IN7
Discrete_FIR_Filter_in[6] => delay_pipeline_1[0][6].DATAIN
Discrete_FIR_Filter_in[7] => Mult0.IN6
Discrete_FIR_Filter_in[7] => delay_pipeline_1[0][7].DATAIN
Discrete_FIR_Filter_in[8] => Mult0.IN5
Discrete_FIR_Filter_in[8] => delay_pipeline_1[0][8].DATAIN
Discrete_FIR_Filter_in[9] => Mult0.IN4
Discrete_FIR_Filter_in[9] => delay_pipeline_1[0][9].DATAIN
Discrete_FIR_Filter_in[10] => Mult0.IN3
Discrete_FIR_Filter_in[10] => delay_pipeline_1[0][10].DATAIN
Discrete_FIR_Filter_in[11] => Mult0.IN2
Discrete_FIR_Filter_in[11] => delay_pipeline_1[0][11].DATAIN
Discrete_FIR_Filter_in[12] => Mult0.IN1
Discrete_FIR_Filter_in[12] => delay_pipeline_1[0][12].DATAIN
Discrete_FIR_Filter_in[13] => Mult0.IN0
Discrete_FIR_Filter_in[13] => delay_pipeline_1[0][13].DATAIN
Discrete_FIR_Filter_coeff[6][0] => Mult6.IN27
Discrete_FIR_Filter_coeff[6][1] => Mult6.IN26
Discrete_FIR_Filter_coeff[6][2] => Mult6.IN25
Discrete_FIR_Filter_coeff[6][3] => Mult6.IN24
Discrete_FIR_Filter_coeff[6][4] => Mult6.IN23
Discrete_FIR_Filter_coeff[6][5] => Mult6.IN22
Discrete_FIR_Filter_coeff[6][6] => Mult6.IN21
Discrete_FIR_Filter_coeff[6][7] => Mult6.IN20
Discrete_FIR_Filter_coeff[6][8] => Mult6.IN19
Discrete_FIR_Filter_coeff[6][9] => Mult6.IN18
Discrete_FIR_Filter_coeff[6][10] => Mult6.IN17
Discrete_FIR_Filter_coeff[6][11] => Mult6.IN16
Discrete_FIR_Filter_coeff[6][12] => Mult6.IN15
Discrete_FIR_Filter_coeff[6][13] => Mult6.IN14
Discrete_FIR_Filter_coeff[5][0] => Mult5.IN27
Discrete_FIR_Filter_coeff[5][1] => Mult5.IN26
Discrete_FIR_Filter_coeff[5][2] => Mult5.IN25
Discrete_FIR_Filter_coeff[5][3] => Mult5.IN24
Discrete_FIR_Filter_coeff[5][4] => Mult5.IN23
Discrete_FIR_Filter_coeff[5][5] => Mult5.IN22
Discrete_FIR_Filter_coeff[5][6] => Mult5.IN21
Discrete_FIR_Filter_coeff[5][7] => Mult5.IN20
Discrete_FIR_Filter_coeff[5][8] => Mult5.IN19
Discrete_FIR_Filter_coeff[5][9] => Mult5.IN18
Discrete_FIR_Filter_coeff[5][10] => Mult5.IN17
Discrete_FIR_Filter_coeff[5][11] => Mult5.IN16
Discrete_FIR_Filter_coeff[5][12] => Mult5.IN15
Discrete_FIR_Filter_coeff[5][13] => Mult5.IN14
Discrete_FIR_Filter_coeff[4][0] => Mult4.IN27
Discrete_FIR_Filter_coeff[4][1] => Mult4.IN26
Discrete_FIR_Filter_coeff[4][2] => Mult4.IN25
Discrete_FIR_Filter_coeff[4][3] => Mult4.IN24
Discrete_FIR_Filter_coeff[4][4] => Mult4.IN23
Discrete_FIR_Filter_coeff[4][5] => Mult4.IN22
Discrete_FIR_Filter_coeff[4][6] => Mult4.IN21
Discrete_FIR_Filter_coeff[4][7] => Mult4.IN20
Discrete_FIR_Filter_coeff[4][8] => Mult4.IN19
Discrete_FIR_Filter_coeff[4][9] => Mult4.IN18
Discrete_FIR_Filter_coeff[4][10] => Mult4.IN17
Discrete_FIR_Filter_coeff[4][11] => Mult4.IN16
Discrete_FIR_Filter_coeff[4][12] => Mult4.IN15
Discrete_FIR_Filter_coeff[4][13] => Mult4.IN14
Discrete_FIR_Filter_coeff[3][0] => Mult3.IN27
Discrete_FIR_Filter_coeff[3][1] => Mult3.IN26
Discrete_FIR_Filter_coeff[3][2] => Mult3.IN25
Discrete_FIR_Filter_coeff[3][3] => Mult3.IN24
Discrete_FIR_Filter_coeff[3][4] => Mult3.IN23
Discrete_FIR_Filter_coeff[3][5] => Mult3.IN22
Discrete_FIR_Filter_coeff[3][6] => Mult3.IN21
Discrete_FIR_Filter_coeff[3][7] => Mult3.IN20
Discrete_FIR_Filter_coeff[3][8] => Mult3.IN19
Discrete_FIR_Filter_coeff[3][9] => Mult3.IN18
Discrete_FIR_Filter_coeff[3][10] => Mult3.IN17
Discrete_FIR_Filter_coeff[3][11] => Mult3.IN16
Discrete_FIR_Filter_coeff[3][12] => Mult3.IN15
Discrete_FIR_Filter_coeff[3][13] => Mult3.IN14
Discrete_FIR_Filter_coeff[2][0] => Mult2.IN27
Discrete_FIR_Filter_coeff[2][1] => Mult2.IN26
Discrete_FIR_Filter_coeff[2][2] => Mult2.IN25
Discrete_FIR_Filter_coeff[2][3] => Mult2.IN24
Discrete_FIR_Filter_coeff[2][4] => Mult2.IN23
Discrete_FIR_Filter_coeff[2][5] => Mult2.IN22
Discrete_FIR_Filter_coeff[2][6] => Mult2.IN21
Discrete_FIR_Filter_coeff[2][7] => Mult2.IN20
Discrete_FIR_Filter_coeff[2][8] => Mult2.IN19
Discrete_FIR_Filter_coeff[2][9] => Mult2.IN18
Discrete_FIR_Filter_coeff[2][10] => Mult2.IN17
Discrete_FIR_Filter_coeff[2][11] => Mult2.IN16
Discrete_FIR_Filter_coeff[2][12] => Mult2.IN15
Discrete_FIR_Filter_coeff[2][13] => Mult2.IN14
Discrete_FIR_Filter_coeff[1][0] => Mult1.IN27
Discrete_FIR_Filter_coeff[1][1] => Mult1.IN26
Discrete_FIR_Filter_coeff[1][2] => Mult1.IN25
Discrete_FIR_Filter_coeff[1][3] => Mult1.IN24
Discrete_FIR_Filter_coeff[1][4] => Mult1.IN23
Discrete_FIR_Filter_coeff[1][5] => Mult1.IN22
Discrete_FIR_Filter_coeff[1][6] => Mult1.IN21
Discrete_FIR_Filter_coeff[1][7] => Mult1.IN20
Discrete_FIR_Filter_coeff[1][8] => Mult1.IN19
Discrete_FIR_Filter_coeff[1][9] => Mult1.IN18
Discrete_FIR_Filter_coeff[1][10] => Mult1.IN17
Discrete_FIR_Filter_coeff[1][11] => Mult1.IN16
Discrete_FIR_Filter_coeff[1][12] => Mult1.IN15
Discrete_FIR_Filter_coeff[1][13] => Mult1.IN14
Discrete_FIR_Filter_coeff[0][0] => Mult0.IN27
Discrete_FIR_Filter_coeff[0][1] => Mult0.IN26
Discrete_FIR_Filter_coeff[0][2] => Mult0.IN25
Discrete_FIR_Filter_coeff[0][3] => Mult0.IN24
Discrete_FIR_Filter_coeff[0][4] => Mult0.IN23
Discrete_FIR_Filter_coeff[0][5] => Mult0.IN22
Discrete_FIR_Filter_coeff[0][6] => Mult0.IN21
Discrete_FIR_Filter_coeff[0][7] => Mult0.IN20
Discrete_FIR_Filter_coeff[0][8] => Mult0.IN19
Discrete_FIR_Filter_coeff[0][9] => Mult0.IN18
Discrete_FIR_Filter_coeff[0][10] => Mult0.IN17
Discrete_FIR_Filter_coeff[0][11] => Mult0.IN16
Discrete_FIR_Filter_coeff[0][12] => Mult0.IN15
Discrete_FIR_Filter_coeff[0][13] => Mult0.IN14
Discrete_FIR_Filter_out[0] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[1] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[2] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[3] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[4] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[5] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[6] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[7] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[8] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[9] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[10] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[11] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[12] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[13] <= sum6.DB_MAX_OUTPUT_PORT_TYPE
Discrete_FIR_Filter_out[14] <= sum6.DB_MAX_OUTPUT_PORT_TYPE


|lab2_top|generator:generator_connection
clk => write_address_gen[0]~reg0.CLK
clk => write_address_gen[1]~reg0.CLK
clk => write_address_gen[2]~reg0.CLK
clk => write_address_gen[3]~reg0.CLK
clk => write_address_gen[4]~reg0.CLK
clk => write_address_gen[5]~reg0.CLK
clk => write_address_gen[6]~reg0.CLK
clk => write_address_gen[7]~reg0.CLK
clk => coeffs_single_out[0]~reg0.CLK
clk => coeffs_single_out[1]~reg0.CLK
clk => coeffs_single_out[2]~reg0.CLK
clk => coeffs_single_out[3]~reg0.CLK
clk => coeffs_single_out[4]~reg0.CLK
clk => coeffs_single_out[5]~reg0.CLK
clk => coeffs_single_out[6]~reg0.CLK
clk => coeffs_single_out[7]~reg0.CLK
clk => coeffs_single_out[8]~reg0.CLK
clk => coeffs_single_out[9]~reg0.CLK
clk => coeffs_single_out[10]~reg0.CLK
clk => coeffs_single_out[11]~reg0.CLK
clk => coeffs_single_out[12]~reg0.CLK
clk => coeffs_single_out[13]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => coeffs[0].CLK
clk => coeffs[1].CLK
clk => coeffs[2].CLK
clk => coeffs[3].CLK
clk => coeffs[4].CLK
clk => coeffs[5].CLK
clk => coeffs[6].CLK
clk => coeffs[7].CLK
clk => coeffs[8].CLK
clk => coeffs[9].CLK
clk => coeffs[10].CLK
clk => coeffs[11].CLK
clk => coeffs[12].CLK
clk => coeffs[13].CLK
clk => coeffs[14].CLK
clk => coeffs[15].CLK
clk => coeffs[16].CLK
clk => coeffs[17].CLK
clk => coeffs[18].CLK
clk => coeffs[19].CLK
clk => coeffs[20].CLK
clk => coeffs[21].CLK
clk => coeffs[22].CLK
clk => coeffs[23].CLK
clk => coeffs[24].CLK
clk => coeffs[25].CLK
clk => coeffs[26].CLK
clk => coeffs[27].CLK
clk => coeffs[28].CLK
clk => coeffs[29].CLK
clk => coeffs[30].CLK
clk => coeffs[31].CLK
clk => coeffs[32].CLK
clk => coeffs[33].CLK
clk => coeffs[34].CLK
clk => coeffs[35].CLK
clk => coeffs[36].CLK
clk => coeffs[37].CLK
clk => coeffs[38].CLK
clk => coeffs[39].CLK
clk => coeffs[40].CLK
clk => coeffs[41].CLK
clk => coeffs[42].CLK
clk => coeffs[43].CLK
clk => coeffs[44].CLK
clk => coeffs[45].CLK
clk => coeffs[46].CLK
clk => coeffs[47].CLK
clk => coeffs[48].CLK
clk => coeffs[49].CLK
clk => coeffs[50].CLK
clk => coeffs[51].CLK
clk => coeffs[52].CLK
clk => coeffs[53].CLK
clk => coeffs[54].CLK
clk => coeffs[55].CLK
clk => coeffs[56].CLK
clk => coeffs[57].CLK
clk => coeffs[58].CLK
clk => coeffs[59].CLK
clk => coeffs[60].CLK
clk => coeffs[61].CLK
clk => coeffs[62].CLK
clk => coeffs[63].CLK
clk => coeffs[64].CLK
clk => coeffs[65].CLK
clk => coeffs[66].CLK
clk => coeffs[67].CLK
clk => coeffs[68].CLK
clk => coeffs[69].CLK
clk => coeffs[70].CLK
clk => coeffs[71].CLK
clk => coeffs[72].CLK
clk => coeffs[73].CLK
clk => coeffs[74].CLK
clk => coeffs[75].CLK
clk => coeffs[76].CLK
clk => coeffs[77].CLK
clk => coeffs[78].CLK
clk => coeffs[79].CLK
clk => coeffs[80].CLK
clk => coeffs[81].CLK
clk => coeffs[82].CLK
clk => coeffs[83].CLK
clk => coeffs[84].CLK
clk => coeffs[85].CLK
clk => coeffs[86].CLK
clk => coeffs[87].CLK
clk => coeffs[88].CLK
clk => coeffs[89].CLK
clk => coeffs[90].CLK
clk => coeffs[91].CLK
clk => coeffs[92].CLK
clk => coeffs[93].CLK
clk => coeffs[94].CLK
clk => coeffs[95].CLK
clk => coeffs[96].CLK
clk => coeffs[97].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => coeffs[0].ACLR
reset => coeffs[1].ACLR
reset => coeffs[2].ACLR
reset => coeffs[3].ACLR
reset => coeffs[4].ACLR
reset => coeffs[5].ACLR
reset => coeffs[6].ACLR
reset => coeffs[7].ACLR
reset => coeffs[8].ACLR
reset => coeffs[9].ACLR
reset => coeffs[10].ACLR
reset => coeffs[11].ACLR
reset => coeffs[12].ACLR
reset => coeffs[13].ACLR
reset => coeffs[14].ACLR
reset => coeffs[15].ACLR
reset => coeffs[16].ACLR
reset => coeffs[17].ACLR
reset => coeffs[18].ACLR
reset => coeffs[19].ACLR
reset => coeffs[20].ACLR
reset => coeffs[21].ACLR
reset => coeffs[22].ACLR
reset => coeffs[23].ACLR
reset => coeffs[24].ACLR
reset => coeffs[25].ACLR
reset => coeffs[26].ACLR
reset => coeffs[27].ACLR
reset => coeffs[28].ACLR
reset => coeffs[29].ACLR
reset => coeffs[30].ACLR
reset => coeffs[31].ACLR
reset => coeffs[32].ACLR
reset => coeffs[33].ACLR
reset => coeffs[34].ACLR
reset => coeffs[35].ACLR
reset => coeffs[36].ACLR
reset => coeffs[37].ACLR
reset => coeffs[38].ACLR
reset => coeffs[39].ACLR
reset => coeffs[40].ACLR
reset => coeffs[41].ACLR
reset => coeffs[42].ACLR
reset => coeffs[43].ACLR
reset => coeffs[44].ACLR
reset => coeffs[45].ACLR
reset => coeffs[46].ACLR
reset => coeffs[47].ACLR
reset => coeffs[48].ACLR
reset => coeffs[49].ACLR
reset => coeffs[50].ACLR
reset => coeffs[51].ACLR
reset => coeffs[52].ACLR
reset => coeffs[53].ACLR
reset => coeffs[54].ACLR
reset => coeffs[55].ACLR
reset => coeffs[56].ACLR
reset => coeffs[57].ACLR
reset => coeffs[58].ACLR
reset => coeffs[59].ACLR
reset => coeffs[60].ACLR
reset => coeffs[61].ACLR
reset => coeffs[62].ACLR
reset => coeffs[63].ACLR
reset => coeffs[64].ACLR
reset => coeffs[65].ACLR
reset => coeffs[66].ACLR
reset => coeffs[67].ACLR
reset => coeffs[68].ACLR
reset => coeffs[69].ACLR
reset => coeffs[70].ACLR
reset => coeffs[71].ACLR
reset => coeffs[72].ACLR
reset => coeffs[73].ACLR
reset => coeffs[74].ACLR
reset => coeffs[75].ACLR
reset => coeffs[76].ACLR
reset => coeffs[77].ACLR
reset => coeffs[78].ACLR
reset => coeffs[79].ACLR
reset => coeffs[80].ACLR
reset => coeffs[81].ACLR
reset => coeffs[82].ACLR
reset => coeffs[83].ACLR
reset => coeffs[84].ACLR
reset => coeffs[85].ACLR
reset => coeffs[86].ACLR
reset => coeffs[87].ACLR
reset => coeffs[88].ACLR
reset => coeffs[89].ACLR
reset => coeffs[90].ACLR
reset => coeffs[91].ACLR
reset => coeffs[92].ACLR
reset => coeffs[93].ACLR
reset => coeffs[94].ACLR
reset => coeffs[95].ACLR
reset => coeffs[96].ACLR
reset => coeffs[97].ACLR
reset => write_address_gen[0]~reg0.ENA
reset => coeffs_single_out[13]~reg0.ENA
reset => coeffs_single_out[12]~reg0.ENA
reset => coeffs_single_out[11]~reg0.ENA
reset => coeffs_single_out[10]~reg0.ENA
reset => coeffs_single_out[9]~reg0.ENA
reset => coeffs_single_out[8]~reg0.ENA
reset => coeffs_single_out[7]~reg0.ENA
reset => coeffs_single_out[6]~reg0.ENA
reset => coeffs_single_out[5]~reg0.ENA
reset => coeffs_single_out[4]~reg0.ENA
reset => coeffs_single_out[3]~reg0.ENA
reset => coeffs_single_out[2]~reg0.ENA
reset => coeffs_single_out[1]~reg0.ENA
reset => coeffs_single_out[0]~reg0.ENA
reset => write_address_gen[7]~reg0.ENA
reset => write_address_gen[6]~reg0.ENA
reset => write_address_gen[5]~reg0.ENA
reset => write_address_gen[4]~reg0.ENA
reset => write_address_gen[3]~reg0.ENA
reset => write_address_gen[2]~reg0.ENA
reset => write_address_gen[1]~reg0.ENA
firselect[0] => Mux0.IN5
firselect[0] => Mux1.IN5
firselect[0] => Mux2.IN5
firselect[0] => Mux3.IN5
firselect[0] => Mux4.IN5
firselect[0] => Mux5.IN5
firselect[0] => Mux6.IN5
firselect[0] => Mux7.IN5
firselect[0] => Mux8.IN5
firselect[0] => Mux9.IN5
firselect[0] => coeffs[7].DATAIN
firselect[0] => coeffs[10].DATAIN
firselect[0] => coeffs[91].DATAIN
firselect[0] => coeffs[94].DATAIN
firselect[0] => coeffs[89].DATAIN
firselect[0] => coeffs[83].DATAIN
firselect[0] => coeffs[82].DATAIN
firselect[0] => coeffs[76].DATAIN
firselect[0] => coeffs[71].DATAIN
firselect[0] => coeffs[66].DATAIN
firselect[0] => coeffs[38].DATAIN
firselect[0] => coeffs[27].DATAIN
firselect[0] => coeffs[26].DATAIN
firselect[0] => coeffs[20].DATAIN
firselect[0] => coeffs[15].DATAIN
firselect[0] => coeffs[5].DATAIN
firselect[1] => Mux0.IN4
firselect[1] => Mux1.IN4
firselect[1] => Mux2.IN4
firselect[1] => Mux3.IN4
firselect[1] => Mux4.IN4
firselect[1] => Mux5.IN4
firselect[1] => Mux6.IN4
firselect[1] => Mux7.IN4
firselect[1] => Mux8.IN4
firselect[1] => Mux9.IN4
firselect[1] => coeffs[3].DATAIN
firselect[1] => coeffs[14].DATAIN
firselect[1] => coeffs[48].DATAIN
firselect[1] => coeffs[70].DATAIN
firselect[1] => coeffs[87].DATAIN
firselect[1] => coeffs[51].DATAIN
firselect[1] => coeffs[50].DATAIN
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => coeffs_single_out.OUTPUTSELECT
enb_gen => write_address_gen.OUTPUTSELECT
enb_gen => write_address_gen.OUTPUTSELECT
enb_gen => write_address_gen.OUTPUTSELECT
enb_gen => write_address_gen.OUTPUTSELECT
enb_gen => write_address_gen.OUTPUTSELECT
enb_gen => write_address_gen.OUTPUTSELECT
enb_gen => write_address_gen.OUTPUTSELECT
enb_gen => write_address_gen.OUTPUTSELECT
enb_gen => counter[2].ENA
enb_gen => counter[1].ENA
enb_gen => counter[0].ENA
write_address_gen[0] <= write_address_gen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_address_gen[1] <= write_address_gen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_address_gen[2] <= write_address_gen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_address_gen[3] <= write_address_gen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_address_gen[4] <= write_address_gen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_address_gen[5] <= write_address_gen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_address_gen[6] <= write_address_gen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_address_gen[7] <= write_address_gen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[0] <= coeffs_single_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[1] <= coeffs_single_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[2] <= coeffs_single_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[3] <= coeffs_single_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[4] <= coeffs_single_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[5] <= coeffs_single_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[6] <= coeffs_single_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[7] <= coeffs_single_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[8] <= coeffs_single_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[9] <= coeffs_single_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[10] <= coeffs_single_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[11] <= coeffs_single_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[12] <= coeffs_single_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coeffs_single_out[13] <= coeffs_single_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


