

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Thu Dec 26 20:23:27 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  157|  28354|  157|  28354|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  155|  28352| 155 ~ 1772 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  133|   1708|   19 ~ 61  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   14|     56|           2|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    711|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    251|    -|
|Register         |        -|      -|     461|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     461|    962|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_1_fu_350_p2   |     *    |      0|  0|  33|           5|           7|
    |mul_ln13_fu_387_p2     |     *    |      0|  0|  33|           7|           7|
    |add_ln13_10_fu_662_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln13_11_fu_468_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln13_12_fu_473_p2  |     +    |      0|  0|  15|           1|           5|
    |add_ln13_13_fu_479_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln13_15_fu_667_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln13_16_fu_672_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln13_1_fu_421_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln13_2_fu_426_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln13_3_fu_436_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln13_4_fu_454_p2   |     +    |      0|  0|  15|           3|           6|
    |add_ln13_5_fu_464_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln13_6_fu_652_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln13_7_fu_657_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln13_8_fu_489_p2   |     +    |      0|  0|  14|           3|          10|
    |add_ln13_9_fu_494_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln13_fu_336_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln18_1_fu_567_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln18_2_fu_588_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln18_fu_530_p2     |     +    |      0|  0|  23|          16|           1|
    |add_ln21_1_fu_546_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln21_3_fu_621_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln21_4_fu_626_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln21_fu_541_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln26_1_fu_582_p2   |     +    |      0|  0|  19|          14|           1|
    |add_ln26_fu_562_p2     |     +    |      0|  0|  19|          14|          14|
    |depth_fu_509_p2        |     +    |      0|  0|  15|           5|           1|
    |empty_30_fu_360_p2     |     +    |      0|  0|  15|           2|           5|
    |empty_31_fu_408_p2     |     +    |      0|  0|  15|           1|           5|
    |height_fu_556_p2       |     +    |      0|  0|  15|           5|           1|
    |i_count_fu_536_p2      |     +    |      0|  0|  19|          14|          14|
    |o_count_6_fu_646_p2    |     +    |      0|  0|  23|          16|           1|
    |o_count_7_fu_598_p2    |     +    |      0|  0|  19|          14|           1|
    |o_count_8_fu_615_p2    |     +    |      0|  0|  19|          14|           1|
    |icmp_ln13_fu_504_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln15_fu_519_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln21_fu_551_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_571_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln30_fu_604_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln37_fu_635_p2    |   icmp   |      0|  0|  11|           5|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 711|         377|         326|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  47|         10|    1|         10|
    |depth_0_reg_212       |   9|          2|    5|         10|
    |height_0_reg_277      |   9|          2|    5|         10|
    |i_count_0_reg_200     |   9|          2|   14|         28|
    |i_count_1_reg_266     |   9|          2|   14|         28|
    |i_count_2_reg_299     |   9|          2|   14|         28|
    |indvars_iv10_reg_178  |   9|          2|   14|         28|
    |indvars_iv1_reg_158   |   9|          2|   14|         28|
    |indvars_iv2_reg_138   |   9|          2|    5|         10|
    |indvars_iv_reg_148    |   9|          2|    5|         10|
    |o_count_0_reg_188     |   9|          2|   16|         32|
    |o_count_1_reg_223     |   9|          2|   16|         32|
    |o_count_2_reg_255     |   9|          2|   14|         28|
    |o_count_3_reg_288     |   9|          2|   14|         28|
    |o_count_4_reg_309     |   9|          2|   14|         28|
    |o_count_5_reg_319     |   9|          2|   16|         32|
    |o_count_reg_244       |   9|          2|   14|         28|
    |output_r_address0     |  27|          5|   14|         70|
    |output_r_d0           |  15|          3|   16|         48|
    |phi_ln13_1_reg_233    |   9|          2|   14|         28|
    |phi_ln13_reg_168      |   9|          2|   14|         28|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 251|         54|  253|        572|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln13_13_reg_789   |   5|   0|    5|          0|
    |add_ln13_reg_695      |   5|   0|    5|          0|
    |add_ln18_1_reg_845    |  16|   0|   16|          0|
    |add_ln18_2_reg_863    |  14|   0|   14|          0|
    |add_ln21_1_reg_826    |  16|   0|   16|          0|
    |add_ln26_1_reg_858    |  14|   0|   14|          0|
    |add_ln26_reg_840      |  14|   0|   14|          0|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |depth_0_reg_212       |   5|   0|    5|          0|
    |depth_reg_808         |   5|   0|    5|          0|
    |empty_30_reg_711      |   5|   0|    5|          0|
    |empty_32_reg_726      |   5|   0|    5|          0|
    |empty_33_reg_795      |   5|   0|    5|          0|
    |empty_reg_705         |  10|   0|   10|          0|
    |height_0_reg_277      |   5|   0|    5|          0|
    |height_reg_835        |   5|   0|    5|          0|
    |i_count_0_reg_200     |  14|   0|   14|          0|
    |i_count_1_reg_266     |  14|   0|   14|          0|
    |i_count_2_reg_299     |  14|   0|   14|          0|
    |i_count_reg_821       |  14|   0|   14|          0|
    |indvars_iv10_reg_178  |  14|   0|   14|          0|
    |indvars_iv1_reg_158   |  14|   0|   14|          0|
    |indvars_iv2_reg_138   |   5|   0|    5|          0|
    |indvars_iv_reg_148    |   5|   0|    5|          0|
    |mul_ln13_1_reg_700    |  12|   0|   12|          0|
    |mul_ln13_reg_743      |  14|   0|   14|          0|
    |o_count_0_reg_188     |  16|   0|   16|          0|
    |o_count_1_reg_223     |  16|   0|   16|          0|
    |o_count_2_reg_255     |  14|   0|   14|          0|
    |o_count_3_reg_288     |  14|   0|   14|          0|
    |o_count_4_reg_309     |  14|   0|   14|          0|
    |o_count_5_reg_319     |  16|   0|   16|          0|
    |o_count_reg_244       |  14|   0|   14|          0|
    |p_cast4_reg_763       |   5|   0|   16|         11|
    |p_cast8_reg_753       |   5|   0|   16|         11|
    |phi_ln13_1_reg_233    |  14|   0|   14|          0|
    |phi_ln13_reg_168      |  14|   0|   14|          0|
    |sext_ln5_1_reg_684    |   7|   0|    7|          0|
    |trunc_ln13_1_reg_721  |   5|   0|    5|          0|
    |trunc_ln13_reg_689    |   5|   0|    5|          0|
    |zext_ln13_10_reg_800  |  10|   0|   14|          4|
    |zext_ln13_2_reg_738   |   7|   0|   14|          7|
    |zext_ln13_5_reg_748   |  12|   0|   16|          4|
    |zext_ln13_6_reg_768   |  10|   0|   14|          4|
    |zext_ln13_reg_731     |   5|   0|   14|          9|
    +----------------------+----+----+-----+-----------+
    |Total                 | 461|   0|  511|         50|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 5 
5 --> 6 9 
6 --> 7 8 
7 --> 6 
8 --> 8 5 
9 --> 9 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/padding2d.cpp:5]   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/padding2d.cpp:5]   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i6 %input_height_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 12 'sext' 'sext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i6 %input_width_read to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 13 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln13 = add i5 2, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 14 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %add_ln13 to i12" [../layers_c/padding2d.cpp:13]   --->   Operation 15 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i7 %sext_ln5_1 to i12" [../layers_c/padding2d.cpp:13]   --->   Operation 16 'zext' 'zext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.74ns)   --->   "%mul_ln13_1 = mul i12 %zext_ln13_1, %zext_ln13_4" [../layers_c/padding2d.cpp:13]   --->   Operation 17 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i12 %mul_ln13_1 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%empty_30 = add i5 3, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 19 'add' 'empty_30' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i12 %mul_ln13_1 to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 20 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_32 = trunc i6 %input_height_read to i5" [../layers_c/padding2d.cpp:5]   --->   Operation 21 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.34>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%input_depth_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_depth)" [../layers_c/padding2d.cpp:5]   --->   Operation 22 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i6 %input_width_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 23 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str11, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [../layers_c/padding2d.cpp:8]   --->   Operation 24 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str213, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [../layers_c/padding2d.cpp:9]   --->   Operation 25 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %add_ln13 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 26 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i7 %sext_ln5 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 27 'zext' 'zext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i7 %sext_ln5_1 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 28 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.74ns)   --->   "%mul_ln13 = mul i14 %zext_ln13_2, %zext_ln13_3" [../layers_c/padding2d.cpp:13]   --->   Operation 29 'mul' 'mul_ln13' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i12 %mul_ln13_1 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 30 'zext' 'zext_ln13_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast8 = zext i5 %empty_30 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 31 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast7 = zext i5 %empty_30 to i6" [../layers_c/padding2d.cpp:13]   --->   Operation 32 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_30 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 33 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %empty_30 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 34 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%empty_31 = add i5 1, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 35 'add' 'empty_31' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast4 = zext i5 %empty_31 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 36 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast3 = zext i5 %empty_31 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 37 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln13_1 = add i10 %p_cast6, %empty" [../layers_c/padding2d.cpp:13]   --->   Operation 38 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln13_2 = add i10 %add_ln13_1, %p_cast3" [../layers_c/padding2d.cpp:13]   --->   Operation 39 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i10 %add_ln13_2 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 40 'zext' 'zext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln13_3 = add i6 %p_cast7, %input_width_read" [../layers_c/padding2d.cpp:13]   --->   Operation 41 'add' 'add_ln13_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i6 %add_ln13_3 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 42 'zext' 'zext_ln13_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln13 = shl i6 %input_width_read, 1" [../layers_c/padding2d.cpp:13]   --->   Operation 43 'shl' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13_8 = zext i6 %shl_ln13 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 44 'zext' 'zext_ln13_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln13_4 = add i6 5, %shl_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 45 'add' 'add_ln13_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln13_9 = zext i6 %add_ln13_4 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 46 'zext' 'zext_ln13_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln13_5 = add i5 %trunc_ln13_1, %empty_30" [../layers_c/padding2d.cpp:13]   --->   Operation 47 'add' 'add_ln13_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln13_11 = add i5 %trunc_ln13, %add_ln13_5" [../layers_c/padding2d.cpp:13]   --->   Operation 48 'add' 'add_ln13_11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln13_12 = add i5 1, %add_ln13_11" [../layers_c/padding2d.cpp:13]   --->   Operation 49 'add' 'add_ln13_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.78ns)   --->   "%add_ln13_13 = add i5 %add_ln13_5, %empty_31" [../layers_c/padding2d.cpp:13]   --->   Operation 50 'add' 'add_ln13_13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_33 = trunc i7 %input_depth_read to i5" [../layers_c/padding2d.cpp:5]   --->   Operation 51 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln13_8 = add i10 4, %empty" [../layers_c/padding2d.cpp:13]   --->   Operation 52 'add' 'add_ln13_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln13_9 = add i10 %zext_ln13_8, %add_ln13_8" [../layers_c/padding2d.cpp:13]   --->   Operation 53 'add' 'add_ln13_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln13_10 = zext i10 %add_ln13_9 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 54 'zext' 'zext_ln13_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/padding2d.cpp:13]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i5 [ %add_ln13_16, %15 ], [ %empty_30, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 56 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv = phi i5 [ %add_ln13_15, %15 ], [ %add_ln13_12, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 57 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i14 [ %add_ln13_10, %15 ], [ %zext_ln13_9, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 58 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i14 [ %add_ln13_7, %15 ], [ %zext_ln13_7, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 59 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%indvars_iv10 = phi i14 [ %add_ln13_6, %15 ], [ %p_cast5, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 60 'phi' 'indvars_iv10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%o_count_0 = phi i16 [ %add_ln18_1, %15 ], [ 0, %0 ]" [../layers_c/padding2d.cpp:18]   --->   Operation 61 'phi' 'o_count_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%i_count_0 = phi i14 [ %i_count, %15 ], [ 0, %0 ]"   --->   Operation 62 'phi' 'i_count_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%depth_0 = phi i5 [ %depth, %15 ], [ 0, %0 ]"   --->   Operation 63 'phi' 'depth_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 64 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln13 = icmp eq i5 %depth_0, %empty_33" [../layers_c/padding2d.cpp:13]   --->   Operation 65 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.78ns)   --->   "%depth = add i5 %depth_0, 1" [../layers_c/padding2d.cpp:13]   --->   Operation 66 'add' 'depth' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %16, label %.preheader.preheader" [../layers_c/padding2d.cpp:13]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 68 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 69 'ret' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.15>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %add_ln18, %2 ], [ %o_count_0, %.preheader.preheader ]" [../layers_c/padding2d.cpp:18]   --->   Operation 70 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 31, i64 0)"   --->   Operation 71 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i16 %o_count_1 to i5" [../layers_c/padding2d.cpp:15]   --->   Operation 72 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.36ns)   --->   "%icmp_ln15 = icmp eq i5 %trunc_ln15, %indvars_iv2" [../layers_c/padding2d.cpp:15]   --->   Operation 73 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %3, label %2" [../layers_c/padding2d.cpp:15]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %o_count_1 to i64" [../layers_c/padding2d.cpp:17]   --->   Operation 75 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln17" [../layers_c/padding2d.cpp:17]   --->   Operation 76 'getelementptr' 'output_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [../layers_c/padding2d.cpp:17]   --->   Operation 77 'store' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 78 [1/1] (2.07ns)   --->   "%add_ln18 = add i16 %o_count_1, 1" [../layers_c/padding2d.cpp:18]   --->   Operation 78 'add' 'add_ln18' <Predicate = (!icmp_ln15)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/padding2d.cpp:15]   --->   Operation 79 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.81ns)   --->   "%i_count = add i14 %mul_ln13, %i_count_0" [../layers_c/padding2d.cpp:26]   --->   Operation 80 'add' 'i_count' <Predicate = (icmp_ln15)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.07ns)   --->   "%add_ln21 = add i16 %p_cast8, %o_count_0" [../layers_c/padding2d.cpp:21]   --->   Operation 81 'add' 'add_ln21' <Predicate = (icmp_ln15)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (2.07ns)   --->   "%add_ln21_1 = add i16 %add_ln21, %zext_ln13_5" [../layers_c/padding2d.cpp:21]   --->   Operation 82 'add' 'add_ln21_1' <Predicate = (icmp_ln15)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.76ns)   --->   "br label %4" [../layers_c/padding2d.cpp:21]   --->   Operation 83 'br' <Predicate = (icmp_ln15)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.07>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%phi_ln13_1 = phi i14 [ %add_ln21_4, %11 ], [ %indvars_iv1, %3 ]" [../layers_c/padding2d.cpp:21]   --->   Operation 84 'phi' 'phi_ln13_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%o_count = phi i14 [ %add_ln21_3, %11 ], [ %phi_ln13, %3 ]" [../layers_c/padding2d.cpp:21]   --->   Operation 85 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%o_count_2 = phi i14 [ %add_ln18_2, %11 ], [ %indvars_iv10, %3 ]" [../layers_c/padding2d.cpp:18]   --->   Operation 86 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%i_count_1 = phi i14 [ %add_ln26, %11 ], [ %i_count_0, %3 ]" [../layers_c/padding2d.cpp:26]   --->   Operation 87 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%height_0 = phi i5 [ %height, %11 ], [ 0, %3 ]"   --->   Operation 88 'phi' 'height_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 89 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %height_0, %empty_32" [../layers_c/padding2d.cpp:21]   --->   Operation 90 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.78ns)   --->   "%height = add i5 %height_0, 1" [../layers_c/padding2d.cpp:21]   --->   Operation 91 'add' 'height' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %12, label %5" [../layers_c/padding2d.cpp:21]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.81ns)   --->   "%add_ln26 = add i14 %zext_ln13_2, %i_count_1" [../layers_c/padding2d.cpp:26]   --->   Operation 93 'add' 'add_ln26' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.76ns)   --->   "br label %6" [../layers_c/padding2d.cpp:23]   --->   Operation 94 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_5 : Operation 95 [1/1] (2.07ns)   --->   "%add_ln18_1 = add i16 %add_ln21_1, %p_cast4" [../layers_c/padding2d.cpp:18]   --->   Operation 95 'add' 'add_ln18_1' <Predicate = (icmp_ln21)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.76ns)   --->   "br label %13" [../layers_c/padding2d.cpp:37]   --->   Operation 96 'br' <Predicate = (icmp_ln21)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%o_count_3 = phi i14 [ %o_count_2, %5 ], [ %o_count_7, %7 ]"   --->   Operation 97 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%i_count_2 = phi i14 [ %i_count_1, %5 ], [ %add_ln26_1, %7 ]" [../layers_c/padding2d.cpp:26]   --->   Operation 98 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (2.20ns)   --->   "%icmp_ln23 = icmp eq i14 %o_count_3, %o_count" [../layers_c/padding2d.cpp:23]   --->   Operation 99 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 100 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %8, label %7" [../layers_c/padding2d.cpp:23]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i14 %i_count_2 to i64" [../layers_c/padding2d.cpp:25]   --->   Operation 102 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25" [../layers_c/padding2d.cpp:25]   --->   Operation 103 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:25]   --->   Operation 104 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 105 [1/1] (1.81ns)   --->   "%add_ln26_1 = add i14 %i_count_2, 1" [../layers_c/padding2d.cpp:26]   --->   Operation 105 'add' 'add_ln26_1' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.81ns)   --->   "%add_ln18_2 = add i14 %zext_ln13, %o_count_2" [../layers_c/padding2d.cpp:18]   --->   Operation 106 'add' 'add_ln18_2' <Predicate = (icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.76ns)   --->   "br label %9" [../layers_c/padding2d.cpp:30]   --->   Operation 107 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 108 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:25]   --->   Operation 108 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i14 %o_count_3 to i64" [../layers_c/padding2d.cpp:25]   --->   Operation 109 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln25_1" [../layers_c/padding2d.cpp:25]   --->   Operation 110 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_2, align 2" [../layers_c/padding2d.cpp:25]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 112 [1/1] (1.81ns)   --->   "%o_count_7 = add i14 %o_count_3, 1" [../layers_c/padding2d.cpp:27]   --->   Operation 112 'add' 'o_count_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/padding2d.cpp:23]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%o_count_4 = phi i14 [ %o_count, %8 ], [ %o_count_8, %10 ]"   --->   Operation 114 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (2.20ns)   --->   "%icmp_ln30 = icmp eq i14 %o_count_4, %phi_ln13_1" [../layers_c/padding2d.cpp:30]   --->   Operation 115 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 116 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %11, label %10" [../layers_c/padding2d.cpp:30]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i14 %o_count_4 to i64" [../layers_c/padding2d.cpp:32]   --->   Operation 118 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln32" [../layers_c/padding2d.cpp:32]   --->   Operation 119 'getelementptr' 'output_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [../layers_c/padding2d.cpp:32]   --->   Operation 120 'store' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 121 [1/1] (1.81ns)   --->   "%o_count_8 = add i14 %o_count_4, 1" [../layers_c/padding2d.cpp:33]   --->   Operation 121 'add' 'o_count_8' <Predicate = (!icmp_ln30)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br label %9" [../layers_c/padding2d.cpp:30]   --->   Operation 122 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.81ns)   --->   "%add_ln21_3 = add i14 %zext_ln13, %o_count" [../layers_c/padding2d.cpp:21]   --->   Operation 123 'add' 'add_ln21_3' <Predicate = (icmp_ln30)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (1.81ns)   --->   "%add_ln21_4 = add i14 %zext_ln13, %phi_ln13_1" [../layers_c/padding2d.cpp:21]   --->   Operation 124 'add' 'add_ln21_4' <Predicate = (icmp_ln30)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br label %4" [../layers_c/padding2d.cpp:21]   --->   Operation 125 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %add_ln21_1, %12 ], [ %o_count_6, %14 ]"   --->   Operation 126 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 29, i64 0)"   --->   Operation 127 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i16 %o_count_5 to i5" [../layers_c/padding2d.cpp:37]   --->   Operation 128 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (1.36ns)   --->   "%icmp_ln37 = icmp eq i5 %trunc_ln37, %indvars_iv" [../layers_c/padding2d.cpp:37]   --->   Operation 129 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %15, label %14" [../layers_c/padding2d.cpp:37]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i16 %o_count_5 to i64" [../layers_c/padding2d.cpp:39]   --->   Operation 131 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39" [../layers_c/padding2d.cpp:39]   --->   Operation 132 'getelementptr' 'output_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [../layers_c/padding2d.cpp:39]   --->   Operation 133 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 134 [1/1] (2.07ns)   --->   "%o_count_6 = add i16 %o_count_5, 1" [../layers_c/padding2d.cpp:40]   --->   Operation 134 'add' 'o_count_6' <Predicate = (!icmp_ln37)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br label %13" [../layers_c/padding2d.cpp:37]   --->   Operation 135 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.81ns)   --->   "%add_ln13_6 = add i14 %zext_ln13_6, %indvars_iv10" [../layers_c/padding2d.cpp:13]   --->   Operation 136 'add' 'add_ln13_6' <Predicate = (icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (1.81ns)   --->   "%add_ln13_7 = add i14 %zext_ln13_6, %phi_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 137 'add' 'add_ln13_7' <Predicate = (icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (1.81ns)   --->   "%add_ln13_10 = add i14 %indvars_iv1, %zext_ln13_10" [../layers_c/padding2d.cpp:13]   --->   Operation 138 'add' 'add_ln13_10' <Predicate = (icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.78ns)   --->   "%add_ln13_15 = add i5 %add_ln13_13, %indvars_iv" [../layers_c/padding2d.cpp:13]   --->   Operation 139 'add' 'add_ln13_15' <Predicate = (icmp_ln37)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (1.78ns)   --->   "%add_ln13_16 = add i5 %add_ln13_13, %indvars_iv2" [../layers_c/padding2d.cpp:13]   --->   Operation 140 'add' 'add_ln13_16' <Predicate = (icmp_ln37)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/padding2d.cpp:13]   --->   Operation 141 'br' <Predicate = (icmp_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read      (read             ) [ 0010000000]
input_height_read     (read             ) [ 0000000000]
sext_ln5_1            (sext             ) [ 0010000000]
trunc_ln13            (trunc            ) [ 0010000000]
add_ln13              (add              ) [ 0010000000]
zext_ln13_1           (zext             ) [ 0000000000]
zext_ln13_4           (zext             ) [ 0000000000]
mul_ln13_1            (mul              ) [ 0010000000]
empty                 (trunc            ) [ 0010000000]
empty_30              (add              ) [ 0011111111]
trunc_ln13_1          (trunc            ) [ 0010000000]
empty_32              (trunc            ) [ 0011111111]
input_depth_read      (read             ) [ 0000000000]
sext_ln5              (sext             ) [ 0000000000]
specresourcelimit_ln8 (specresourcelimit) [ 0000000000]
specresourcelimit_ln9 (specresourcelimit) [ 0000000000]
zext_ln13             (zext             ) [ 0001111111]
zext_ln13_2           (zext             ) [ 0001111111]
zext_ln13_3           (zext             ) [ 0000000000]
mul_ln13              (mul              ) [ 0001111111]
zext_ln13_5           (zext             ) [ 0001111111]
p_cast8               (zext             ) [ 0001111111]
p_cast7               (zext             ) [ 0000000000]
p_cast6               (zext             ) [ 0000000000]
p_cast5               (zext             ) [ 0011111111]
empty_31              (add              ) [ 0000000000]
p_cast4               (zext             ) [ 0001111111]
p_cast3               (zext             ) [ 0000000000]
add_ln13_1            (add              ) [ 0000000000]
add_ln13_2            (add              ) [ 0000000000]
zext_ln13_6           (zext             ) [ 0001111111]
add_ln13_3            (add              ) [ 0000000000]
zext_ln13_7           (zext             ) [ 0011111111]
shl_ln13              (shl              ) [ 0000000000]
zext_ln13_8           (zext             ) [ 0000000000]
add_ln13_4            (add              ) [ 0000000000]
zext_ln13_9           (zext             ) [ 0011111111]
add_ln13_5            (add              ) [ 0000000000]
add_ln13_11           (add              ) [ 0000000000]
add_ln13_12           (add              ) [ 0011111111]
add_ln13_13           (add              ) [ 0001111111]
empty_33              (trunc            ) [ 0001111111]
add_ln13_8            (add              ) [ 0000000000]
add_ln13_9            (add              ) [ 0000000000]
zext_ln13_10          (zext             ) [ 0001111111]
br_ln13               (br               ) [ 0011111111]
indvars_iv2           (phi              ) [ 0001111111]
indvars_iv            (phi              ) [ 0001111111]
indvars_iv1           (phi              ) [ 0001111111]
phi_ln13              (phi              ) [ 0001111111]
indvars_iv10          (phi              ) [ 0001111111]
o_count_0             (phi              ) [ 0001100000]
i_count_0             (phi              ) [ 0001111110]
depth_0               (phi              ) [ 0001000000]
empty_34              (speclooptripcount) [ 0000000000]
icmp_ln13             (icmp             ) [ 0001111111]
depth                 (add              ) [ 0011111111]
br_ln13               (br               ) [ 0000000000]
br_ln0                (br               ) [ 0001111111]
ret_ln0               (ret              ) [ 0000000000]
o_count_1             (phi              ) [ 0000100000]
empty_35              (speclooptripcount) [ 0000000000]
trunc_ln15            (trunc            ) [ 0000000000]
icmp_ln15             (icmp             ) [ 0001111111]
br_ln15               (br               ) [ 0000000000]
zext_ln17             (zext             ) [ 0000000000]
output_addr           (getelementptr    ) [ 0000000000]
store_ln17            (store            ) [ 0000000000]
add_ln18              (add              ) [ 0001111111]
br_ln15               (br               ) [ 0001111111]
i_count               (add              ) [ 0011011111]
add_ln21              (add              ) [ 0000000000]
add_ln21_1            (add              ) [ 0000011111]
br_ln21               (br               ) [ 0001111111]
phi_ln13_1            (phi              ) [ 0000011110]
o_count               (phi              ) [ 0000011110]
o_count_2             (phi              ) [ 0000011100]
i_count_1             (phi              ) [ 0000011100]
height_0              (phi              ) [ 0000010000]
empty_36              (speclooptripcount) [ 0000000000]
icmp_ln21             (icmp             ) [ 0001111111]
height                (add              ) [ 0001111111]
br_ln21               (br               ) [ 0000000000]
add_ln26              (add              ) [ 0001111111]
br_ln23               (br               ) [ 0001111111]
add_ln18_1            (add              ) [ 0011000001]
br_ln37               (br               ) [ 0001111111]
o_count_3             (phi              ) [ 0000001100]
i_count_2             (phi              ) [ 0000001000]
icmp_ln23             (icmp             ) [ 0001111111]
empty_37              (speclooptripcount) [ 0000000000]
br_ln23               (br               ) [ 0000000000]
zext_ln25             (zext             ) [ 0000000000]
input_addr            (getelementptr    ) [ 0000000100]
add_ln26_1            (add              ) [ 0001111111]
add_ln18_2            (add              ) [ 0001110011]
br_ln30               (br               ) [ 0001111111]
input_load            (load             ) [ 0000000000]
zext_ln25_1           (zext             ) [ 0000000000]
output_addr_2         (getelementptr    ) [ 0000000000]
store_ln25            (store            ) [ 0000000000]
o_count_7             (add              ) [ 0001111111]
br_ln23               (br               ) [ 0001111111]
o_count_4             (phi              ) [ 0000000010]
icmp_ln30             (icmp             ) [ 0001111111]
empty_38              (speclooptripcount) [ 0000000000]
br_ln30               (br               ) [ 0000000000]
zext_ln32             (zext             ) [ 0000000000]
output_addr_3         (getelementptr    ) [ 0000000000]
store_ln32            (store            ) [ 0000000000]
o_count_8             (add              ) [ 0001111111]
br_ln30               (br               ) [ 0001111111]
add_ln21_3            (add              ) [ 0001111111]
add_ln21_4            (add              ) [ 0001111111]
br_ln21               (br               ) [ 0001111111]
o_count_5             (phi              ) [ 0000000001]
empty_39              (speclooptripcount) [ 0000000000]
trunc_ln37            (trunc            ) [ 0000000000]
icmp_ln37             (icmp             ) [ 0001111111]
br_ln37               (br               ) [ 0000000000]
zext_ln39             (zext             ) [ 0000000000]
output_addr_1         (getelementptr    ) [ 0000000000]
store_ln39            (store            ) [ 0000000000]
o_count_6             (add              ) [ 0001111111]
br_ln37               (br               ) [ 0001111111]
add_ln13_6            (add              ) [ 0011111111]
add_ln13_7            (add              ) [ 0011111111]
add_ln13_10           (add              ) [ 0011111111]
add_ln13_15           (add              ) [ 0011111111]
add_ln13_16           (add              ) [ 0011111111]
br_ln13               (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="input_width_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_height_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_depth_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/4 store_ln25/7 store_ln32/8 store_ln39/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="output_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="14" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="14" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="output_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/9 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvars_iv2_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="1"/>
<pin id="140" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvars_iv2_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="2"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvars_iv_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="3"/>
<pin id="150" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvars_iv_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="5" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="indvars_iv1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="2"/>
<pin id="160" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="indvars_iv1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="6" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="phi_ln13_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="2"/>
<pin id="170" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="phi_ln13 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="phi_ln13_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="6" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvars_iv10_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="2"/>
<pin id="180" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv10 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvars_iv10_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="5" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv10/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="o_count_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="o_count_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_0/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_count_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="1"/>
<pin id="202" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_count_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_0/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="depth_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="depth_0 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="depth_0_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth_0/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="o_count_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="o_count_1_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="16" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="phi_ln13_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="2"/>
<pin id="235" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="phi_ln13_1 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="phi_ln13_1_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="14" slack="2"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13_1/5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="o_count_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="1"/>
<pin id="246" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="o_count_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="14" slack="2"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="o_count_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="1"/>
<pin id="257" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="o_count_2_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="14" slack="2"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_count_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="1"/>
<pin id="268" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_count_1_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="14" slack="2"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/5 "/>
</bind>
</comp>

<comp id="277" class="1005" name="height_0_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height_0 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="height_0_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height_0/5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="o_count_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="1"/>
<pin id="290" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="o_count_3_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="14" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_count_2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="301" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_count_2_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="14" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="o_count_4_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="o_count_4_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="2"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="14" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/8 "/>
</bind>
</comp>

<comp id="319" class="1005" name="o_count_5_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="321" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="o_count_5_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="2"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="16" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln5_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln13_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln13_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln13_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln13_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mul_ln13_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="empty_30_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln13_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="empty_32_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="1"/>
<pin id="376" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln13_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln13_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln13_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="1"/>
<pin id="386" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="mul_ln13_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="7" slack="0"/>
<pin id="390" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln13_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="1"/>
<pin id="395" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_5/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_cast8_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_cast7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="1"/>
<pin id="401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_cast6_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_cast5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="1"/>
<pin id="407" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="empty_31_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="1"/>
<pin id="411" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_31/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_cast4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_cast3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln13_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="10" slack="1"/>
<pin id="424" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln13_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln13_6_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_6/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln13_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="1"/>
<pin id="439" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln13_7_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_7/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln13_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="1"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln13/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln13_8_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_8/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln13_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="6" slack="0"/>
<pin id="457" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_4/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln13_9_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_9/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln13_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="1"/>
<pin id="466" dir="0" index="1" bw="5" slack="1"/>
<pin id="467" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_5/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln13_11_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="1"/>
<pin id="470" dir="0" index="1" bw="5" slack="0"/>
<pin id="471" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_11/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln13_12_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_12/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln13_13_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_13/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="empty_33_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln13_8_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="10" slack="1"/>
<pin id="492" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_8/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln13_9_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_9/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln13_10_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_10/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln13_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="5" slack="1"/>
<pin id="507" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="depth_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln15_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln15_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="0" index="1" bw="5" slack="1"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln17_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln18_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="i_count_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="2"/>
<pin id="538" dir="0" index="1" bw="14" slack="1"/>
<pin id="539" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln21_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="2"/>
<pin id="543" dir="0" index="1" bw="16" slack="1"/>
<pin id="544" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln21_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="12" slack="2"/>
<pin id="549" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln21_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="4"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="height_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln26_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="3"/>
<pin id="564" dir="0" index="1" bw="14" slack="0"/>
<pin id="565" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln18_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="0" index="1" bw="5" slack="3"/>
<pin id="570" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln23_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="0"/>
<pin id="573" dir="0" index="1" bw="14" slack="1"/>
<pin id="574" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln25_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln26_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln18_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="4"/>
<pin id="590" dir="0" index="1" bw="14" slack="1"/>
<pin id="591" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln25_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="14" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="o_count_7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln30_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="0"/>
<pin id="606" dir="0" index="1" bw="14" slack="2"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln32_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="14" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="o_count_8_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln21_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="5"/>
<pin id="623" dir="0" index="1" bw="14" slack="2"/>
<pin id="624" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_3/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln21_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="5"/>
<pin id="628" dir="0" index="1" bw="14" slack="2"/>
<pin id="629" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_4/8 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln37_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln37_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="3"/>
<pin id="638" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln39_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="o_count_6_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_6/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln13_6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="4"/>
<pin id="654" dir="0" index="1" bw="14" slack="3"/>
<pin id="655" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_6/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln13_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="4"/>
<pin id="659" dir="0" index="1" bw="14" slack="3"/>
<pin id="660" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_7/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln13_10_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="14" slack="3"/>
<pin id="664" dir="0" index="1" bw="10" slack="4"/>
<pin id="665" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_10/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln13_15_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="4"/>
<pin id="669" dir="0" index="1" bw="5" slack="3"/>
<pin id="670" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_15/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln13_16_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="4"/>
<pin id="674" dir="0" index="1" bw="5" slack="3"/>
<pin id="675" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_16/9 "/>
</bind>
</comp>

<comp id="677" class="1005" name="input_width_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="6" slack="1"/>
<pin id="679" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="sext_ln5_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="1"/>
<pin id="686" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="trunc_ln13_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="5" slack="1"/>
<pin id="691" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln13_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="1"/>
<pin id="697" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="700" class="1005" name="mul_ln13_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="1"/>
<pin id="702" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="empty_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="1"/>
<pin id="707" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="711" class="1005" name="empty_30_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="1"/>
<pin id="713" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="721" class="1005" name="trunc_ln13_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="empty_32_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="4"/>
<pin id="728" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="731" class="1005" name="zext_ln13_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="4"/>
<pin id="733" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="738" class="1005" name="zext_ln13_2_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="14" slack="3"/>
<pin id="740" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_2 "/>
</bind>
</comp>

<comp id="743" class="1005" name="mul_ln13_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="14" slack="2"/>
<pin id="745" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="748" class="1005" name="zext_ln13_5_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="2"/>
<pin id="750" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln13_5 "/>
</bind>
</comp>

<comp id="753" class="1005" name="p_cast8_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="2"/>
<pin id="755" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_cast8 "/>
</bind>
</comp>

<comp id="758" class="1005" name="p_cast5_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="14" slack="1"/>
<pin id="760" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_cast5 "/>
</bind>
</comp>

<comp id="763" class="1005" name="p_cast4_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="3"/>
<pin id="765" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_cast4 "/>
</bind>
</comp>

<comp id="768" class="1005" name="zext_ln13_6_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="14" slack="4"/>
<pin id="770" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_6 "/>
</bind>
</comp>

<comp id="774" class="1005" name="zext_ln13_7_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="14" slack="1"/>
<pin id="776" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_7 "/>
</bind>
</comp>

<comp id="779" class="1005" name="zext_ln13_9_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="14" slack="1"/>
<pin id="781" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_9 "/>
</bind>
</comp>

<comp id="784" class="1005" name="add_ln13_12_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="5" slack="1"/>
<pin id="786" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_12 "/>
</bind>
</comp>

<comp id="789" class="1005" name="add_ln13_13_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="5" slack="4"/>
<pin id="791" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="add_ln13_13 "/>
</bind>
</comp>

<comp id="795" class="1005" name="empty_33_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="1"/>
<pin id="797" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="800" class="1005" name="zext_ln13_10_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="14" slack="4"/>
<pin id="802" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_10 "/>
</bind>
</comp>

<comp id="808" class="1005" name="depth_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="5" slack="0"/>
<pin id="810" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="depth "/>
</bind>
</comp>

<comp id="816" class="1005" name="add_ln18_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="821" class="1005" name="i_count_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="14" slack="1"/>
<pin id="823" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count "/>
</bind>
</comp>

<comp id="826" class="1005" name="add_ln21_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="1"/>
<pin id="828" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="height_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="5" slack="0"/>
<pin id="837" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="840" class="1005" name="add_ln26_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="0"/>
<pin id="842" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="845" class="1005" name="add_ln18_1_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="1"/>
<pin id="847" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="input_addr_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="14" slack="1"/>
<pin id="855" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="858" class="1005" name="add_ln26_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="14" slack="0"/>
<pin id="860" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln18_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="14" slack="1"/>
<pin id="865" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18_2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="o_count_7_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="14" slack="1"/>
<pin id="870" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="876" class="1005" name="o_count_8_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="14" slack="0"/>
<pin id="878" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="881" class="1005" name="add_ln21_3_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="14" slack="1"/>
<pin id="883" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21_3 "/>
</bind>
</comp>

<comp id="886" class="1005" name="add_ln21_4_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="14" slack="1"/>
<pin id="888" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21_4 "/>
</bind>
</comp>

<comp id="894" class="1005" name="o_count_6_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="0"/>
<pin id="896" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_6 "/>
</bind>
</comp>

<comp id="899" class="1005" name="add_ln13_6_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="1"/>
<pin id="901" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_6 "/>
</bind>
</comp>

<comp id="904" class="1005" name="add_ln13_7_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="14" slack="1"/>
<pin id="906" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_7 "/>
</bind>
</comp>

<comp id="909" class="1005" name="add_ln13_10_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="14" slack="1"/>
<pin id="911" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_10 "/>
</bind>
</comp>

<comp id="914" class="1005" name="add_ln13_15_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="1"/>
<pin id="916" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_15 "/>
</bind>
</comp>

<comp id="919" class="1005" name="add_ln13_16_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="1"/>
<pin id="921" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="107" pin="3"/><net_sink comp="93" pin=1"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="147"><net_src comp="141" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="157"><net_src comp="151" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="177"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="187"><net_src comp="181" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="232"><net_src comp="188" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="242"><net_src comp="158" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="253"><net_src comp="168" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="264"><net_src comp="178" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="275"><net_src comp="200" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="297"><net_src comp="255" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="308"><net_src comp="266" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="318"><net_src comp="244" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="331"><net_src comp="74" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="68" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="12" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="328" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="332" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="350" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="74" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="380" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="412"><net_src comp="28" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="402" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="417" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="399" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="32" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="445" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="28" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="464" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="408" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="80" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="450" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="216" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="216" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="28" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="226" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="138" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="226" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="534"><net_src comp="226" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="54" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="200" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="188" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="281" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="281" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="28" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="269" pin="4"/><net_sink comp="562" pin=1"/></net>

<net id="575"><net_src comp="291" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="244" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="302" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="586"><net_src comp="302" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="255" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="288" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="602"><net_src comp="288" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="60" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="312" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="233" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="312" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="619"><net_src comp="312" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="60" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="244" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="233" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="322" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="148" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="322" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="650"><net_src comp="322" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="54" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="178" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="168" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="158" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="148" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="138" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="68" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="687"><net_src comp="328" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="692"><net_src comp="332" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="698"><net_src comp="336" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="703"><net_src comp="350" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="708"><net_src comp="356" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="714"><net_src comp="360" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="724"><net_src comp="366" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="729"><net_src comp="370" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="734"><net_src comp="377" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="741"><net_src comp="380" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="746"><net_src comp="387" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="751"><net_src comp="393" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="756"><net_src comp="396" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="761"><net_src comp="405" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="766"><net_src comp="413" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="771"><net_src comp="432" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="777"><net_src comp="441" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="782"><net_src comp="460" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="787"><net_src comp="473" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="792"><net_src comp="479" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="798"><net_src comp="485" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="803"><net_src comp="500" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="811"><net_src comp="509" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="819"><net_src comp="530" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="824"><net_src comp="536" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="829"><net_src comp="546" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="838"><net_src comp="556" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="843"><net_src comp="562" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="848"><net_src comp="567" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="856"><net_src comp="100" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="861"><net_src comp="582" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="866"><net_src comp="588" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="871"><net_src comp="598" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="879"><net_src comp="615" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="884"><net_src comp="621" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="889"><net_src comp="626" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="897"><net_src comp="646" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="902"><net_src comp="652" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="907"><net_src comp="657" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="912"><net_src comp="662" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="917"><net_src comp="667" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="922"><net_src comp="672" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 7 8 9 }
 - Input state : 
	Port: padding2d_fix16 : input_depth | {2 }
	Port: padding2d_fix16 : input_height | {1 }
	Port: padding2d_fix16 : input_width | {1 }
	Port: padding2d_fix16 : input_r | {6 7 }
  - Chain level:
	State 1
		add_ln13 : 1
		zext_ln13_1 : 2
		zext_ln13_4 : 1
		mul_ln13_1 : 3
		empty : 4
		empty_30 : 1
		trunc_ln13_1 : 4
	State 2
		zext_ln13_2 : 1
		mul_ln13 : 2
		p_cast4 : 1
		p_cast3 : 1
		add_ln13_1 : 1
		add_ln13_2 : 2
		zext_ln13_6 : 3
		add_ln13_3 : 1
		zext_ln13_7 : 2
		zext_ln13_9 : 1
		add_ln13_11 : 1
		add_ln13_12 : 2
		add_ln13_13 : 1
		add_ln13_9 : 1
		zext_ln13_10 : 2
	State 3
		icmp_ln13 : 1
		depth : 1
		br_ln13 : 2
	State 4
		trunc_ln15 : 1
		icmp_ln15 : 2
		br_ln15 : 3
		zext_ln17 : 1
		output_addr : 2
		store_ln17 : 3
		add_ln18 : 1
		add_ln21_1 : 1
	State 5
		icmp_ln21 : 1
		height : 1
		br_ln21 : 2
		add_ln26 : 1
	State 6
		icmp_ln23 : 1
		br_ln23 : 2
		zext_ln25 : 1
		input_addr : 2
		input_load : 3
		add_ln26_1 : 1
	State 7
		output_addr_2 : 1
		store_ln25 : 2
	State 8
		icmp_ln30 : 1
		br_ln30 : 2
		zext_ln32 : 1
		output_addr_3 : 2
		store_ln32 : 3
		o_count_8 : 1
	State 9
		trunc_ln37 : 1
		icmp_ln37 : 2
		br_ln37 : 3
		zext_ln39 : 1
		output_addr_1 : 2
		store_ln39 : 3
		o_count_6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln13_fu_336       |    0    |    0    |    15   |
|          |        empty_30_fu_360       |    0    |    0    |    15   |
|          |        empty_31_fu_408       |    0    |    0    |    15   |
|          |       add_ln13_1_fu_421      |    0    |    0    |    14   |
|          |       add_ln13_2_fu_426      |    0    |    0    |    14   |
|          |       add_ln13_3_fu_436      |    0    |    0    |    15   |
|          |       add_ln13_4_fu_454      |    0    |    0    |    15   |
|          |       add_ln13_5_fu_464      |    0    |    0    |    15   |
|          |      add_ln13_11_fu_468      |    0    |    0    |    15   |
|          |      add_ln13_12_fu_473      |    0    |    0    |    15   |
|          |      add_ln13_13_fu_479      |    0    |    0    |    15   |
|          |       add_ln13_8_fu_489      |    0    |    0    |    14   |
|          |       add_ln13_9_fu_494      |    0    |    0    |    14   |
|          |         depth_fu_509         |    0    |    0    |    15   |
|          |        add_ln18_fu_530       |    0    |    0    |    23   |
|          |        i_count_fu_536        |    0    |    0    |    19   |
|    add   |        add_ln21_fu_541       |    0    |    0    |    23   |
|          |       add_ln21_1_fu_546      |    0    |    0    |    23   |
|          |         height_fu_556        |    0    |    0    |    15   |
|          |        add_ln26_fu_562       |    0    |    0    |    19   |
|          |       add_ln18_1_fu_567      |    0    |    0    |    23   |
|          |       add_ln26_1_fu_582      |    0    |    0    |    19   |
|          |       add_ln18_2_fu_588      |    0    |    0    |    19   |
|          |       o_count_7_fu_598       |    0    |    0    |    19   |
|          |       o_count_8_fu_615       |    0    |    0    |    19   |
|          |       add_ln21_3_fu_621      |    0    |    0    |    19   |
|          |       add_ln21_4_fu_626      |    0    |    0    |    19   |
|          |       o_count_6_fu_646       |    0    |    0    |    23   |
|          |       add_ln13_6_fu_652      |    0    |    0    |    19   |
|          |       add_ln13_7_fu_657      |    0    |    0    |    19   |
|          |      add_ln13_10_fu_662      |    0    |    0    |    19   |
|          |      add_ln13_15_fu_667      |    0    |    0    |    15   |
|          |      add_ln13_16_fu_672      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln13_fu_504       |    0    |    0    |    11   |
|          |       icmp_ln15_fu_519       |    0    |    0    |    11   |
|   icmp   |       icmp_ln21_fu_551       |    0    |    0    |    11   |
|          |       icmp_ln23_fu_571       |    0    |    0    |    13   |
|          |       icmp_ln30_fu_604       |    0    |    0    |    13   |
|          |       icmp_ln37_fu_635       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln13_1_fu_350      |    0    |    0    |    33   |
|          |        mul_ln13_fu_387       |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_68 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_74 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_80 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln5_1_fu_328      |    0    |    0    |    0    |
|          |        sext_ln5_fu_374       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln13_fu_332      |    0    |    0    |    0    |
|          |         empty_fu_356         |    0    |    0    |    0    |
|          |      trunc_ln13_1_fu_366     |    0    |    0    |    0    |
|   trunc  |        empty_32_fu_370       |    0    |    0    |    0    |
|          |        empty_33_fu_485       |    0    |    0    |    0    |
|          |       trunc_ln15_fu_515      |    0    |    0    |    0    |
|          |       trunc_ln37_fu_631      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln13_1_fu_342      |    0    |    0    |    0    |
|          |      zext_ln13_4_fu_346      |    0    |    0    |    0    |
|          |       zext_ln13_fu_377       |    0    |    0    |    0    |
|          |      zext_ln13_2_fu_380      |    0    |    0    |    0    |
|          |      zext_ln13_3_fu_384      |    0    |    0    |    0    |
|          |      zext_ln13_5_fu_393      |    0    |    0    |    0    |
|          |        p_cast8_fu_396        |    0    |    0    |    0    |
|          |        p_cast7_fu_399        |    0    |    0    |    0    |
|          |        p_cast6_fu_402        |    0    |    0    |    0    |
|          |        p_cast5_fu_405        |    0    |    0    |    0    |
|   zext   |        p_cast4_fu_413        |    0    |    0    |    0    |
|          |        p_cast3_fu_417        |    0    |    0    |    0    |
|          |      zext_ln13_6_fu_432      |    0    |    0    |    0    |
|          |      zext_ln13_7_fu_441      |    0    |    0    |    0    |
|          |      zext_ln13_8_fu_450      |    0    |    0    |    0    |
|          |      zext_ln13_9_fu_460      |    0    |    0    |    0    |
|          |      zext_ln13_10_fu_500     |    0    |    0    |    0    |
|          |       zext_ln17_fu_525       |    0    |    0    |    0    |
|          |       zext_ln25_fu_577       |    0    |    0    |    0    |
|          |      zext_ln25_1_fu_593      |    0    |    0    |    0    |
|          |       zext_ln32_fu_610       |    0    |    0    |    0    |
|          |       zext_ln39_fu_641       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |        shl_ln13_fu_445       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   711   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln13_10_reg_909  |   14   |
|   add_ln13_12_reg_784  |    5   |
|   add_ln13_13_reg_789  |    5   |
|   add_ln13_15_reg_914  |    5   |
|   add_ln13_16_reg_919  |    5   |
|   add_ln13_6_reg_899   |   14   |
|   add_ln13_7_reg_904   |   14   |
|    add_ln13_reg_695    |    5   |
|   add_ln18_1_reg_845   |   16   |
|   add_ln18_2_reg_863   |   14   |
|    add_ln18_reg_816    |   16   |
|   add_ln21_1_reg_826   |   16   |
|   add_ln21_3_reg_881   |   14   |
|   add_ln21_4_reg_886   |   14   |
|   add_ln26_1_reg_858   |   14   |
|    add_ln26_reg_840    |   14   |
|     depth_0_reg_212    |    5   |
|      depth_reg_808     |    5   |
|    empty_30_reg_711    |    5   |
|    empty_32_reg_726    |    5   |
|    empty_33_reg_795    |    5   |
|      empty_reg_705     |   10   |
|    height_0_reg_277    |    5   |
|     height_reg_835     |    5   |
|    i_count_0_reg_200   |   14   |
|    i_count_1_reg_266   |   14   |
|    i_count_2_reg_299   |   14   |
|     i_count_reg_821    |   14   |
|  indvars_iv10_reg_178  |   14   |
|   indvars_iv1_reg_158  |   14   |
|   indvars_iv2_reg_138  |    5   |
|   indvars_iv_reg_148   |    5   |
|   input_addr_reg_853   |   14   |
|input_width_read_reg_677|    6   |
|   mul_ln13_1_reg_700   |   12   |
|    mul_ln13_reg_743    |   14   |
|    o_count_0_reg_188   |   16   |
|    o_count_1_reg_223   |   16   |
|    o_count_2_reg_255   |   14   |
|    o_count_3_reg_288   |   14   |
|    o_count_4_reg_309   |   14   |
|    o_count_5_reg_319   |   16   |
|    o_count_6_reg_894   |   16   |
|    o_count_7_reg_868   |   14   |
|    o_count_8_reg_876   |   14   |
|     o_count_reg_244    |   14   |
|     p_cast4_reg_763    |   16   |
|     p_cast5_reg_758    |   14   |
|     p_cast8_reg_753    |   16   |
|   phi_ln13_1_reg_233   |   14   |
|    phi_ln13_reg_168    |   14   |
|   sext_ln5_1_reg_684   |    7   |
|  trunc_ln13_1_reg_721  |    5   |
|   trunc_ln13_reg_689   |    5   |
|  zext_ln13_10_reg_800  |   14   |
|   zext_ln13_2_reg_738  |   14   |
|   zext_ln13_5_reg_748  |   16   |
|   zext_ln13_6_reg_768  |   14   |
|   zext_ln13_7_reg_774  |   14   |
|   zext_ln13_9_reg_779  |   14   |
|    zext_ln13_reg_731   |   14   |
+------------------------+--------+
|          Total         |   709  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_93 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  14  |   28   ||    9    |
| o_count_0_reg_188 |  p0  |   2  |  16  |   32   ||    9    |
| i_count_0_reg_200 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  8.9365 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   711  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   709  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   709  |   768  |
+-----------+--------+--------+--------+--------+
