Timing Analyzer report for Computer_System_custom
Thu Jan 13 23:09:09 2022
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 35. Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 44. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 55. Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 62. Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 64. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Computer_System_custom                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  49.7%      ;
;     Processor 3            ;  46.9%      ;
;     Processor 4            ;  39.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                      ; Status ; Read at                  ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; top_level.sdc                                                                                                      ; OK     ; Thu Jan 13 23:08:23 2022 ;
; c:/users/matti/documents/windesheim/vhdl/stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.sdc ; OK     ; Thu Jan 13 23:08:24 2022 ;
; c:/users/matti/documents/windesheim/vhdl/stressvogel/db/ip/custom_qsys/submodules/altera_reset_controller.sdc      ; OK     ; Thu Jan 13 23:08:24 2022 ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Clock Name                                                                     ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                         ; Source                                                                           ; Targets                                                                            ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; altera_reserved_tck                                                            ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                ;                                                                                  ; { altera_reserved_tck }                                                            ;
; CLOCK2_50                                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                ;                                                                                  ; { CLOCK2_50 }                                                                      ;
; CLOCK3_50                                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                ;                                                                                  ; { CLOCK3_50 }                                                                      ;
; CLOCK_50                                                                       ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                ;                                                                                  ; { CLOCK_50 }                                                                       ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] } ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]   ; { u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] }   ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                   ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; 3.38 MHz   ; 3.38 MHz        ; CLOCK_50                                                                       ;      ;
; 70.74 MHz  ; 70.74 MHz       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;      ;
; 121.39 MHz ; 121.39 MHz      ; altera_reserved_tck                                                            ;      ;
; 170.62 MHz ; 170.62 MHz      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ;      ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                       ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                                       ; -275.609 ; -6647.372     ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 5.864    ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 34.139   ; 0.000         ;
; altera_reserved_tck                                                            ; 45.881   ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                     ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.271 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.402 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 0.402 ; 0.000         ;
; CLOCK_50                                                                       ; 0.404 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                  ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 11.733 ; 0.000         ;
; CLOCK_50                                                                       ; 13.650 ; 0.000         ;
; altera_reserved_tck                                                            ; 48.048 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                  ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                            ; 1.400 ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 1.798 ; 0.000         ;
; CLOCK_50                                                                       ; 3.190 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                       ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                       ; 9.645  ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.693  ; 0.000         ;
; CLOCK2_50                                                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                      ; 16.000 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 19.695 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.549 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                          ;
+----------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -275.609 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 295.880    ;
; -275.593 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 295.864    ;
; -275.488 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.737    ;
; -275.414 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.663    ;
; -275.305 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 295.583    ;
; -275.289 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 295.567    ;
; -275.253 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.320      ; 295.571    ;
; -275.237 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.320      ; 295.555    ;
; -275.232 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.271      ; 295.501    ;
; -275.221 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.470    ;
; -275.216 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.271      ; 295.485    ;
; -275.212 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 295.490    ;
; -275.212 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 295.490    ;
; -275.196 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 295.474    ;
; -275.196 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 295.474    ;
; -275.184 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.440    ;
; -275.170 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 295.441    ;
; -275.154 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 295.425    ;
; -275.149 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.398    ;
; -275.147 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 295.436    ;
; -275.132 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 295.428    ;
; -275.131 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 295.420    ;
; -275.111 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 295.358    ;
; -275.110 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.366    ;
; -275.091 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.347    ;
; -275.091 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.347    ;
; -275.058 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 295.354    ;
; -275.051 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 295.303    ;
; -275.049 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.298    ;
; -275.045 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.294    ;
; -275.042 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 295.330    ;
; -275.037 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 295.284    ;
; -275.026 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 295.314    ;
; -275.026 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 295.293    ;
; -275.017 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.273    ;
; -275.017 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.273    ;
; -274.985 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.320      ; 295.303    ;
; -274.975 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.224    ;
; -274.969 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.320      ; 295.287    ;
; -274.960 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.209    ;
; -274.952 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 295.219    ;
; -274.929 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 295.200    ;
; -274.921 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 295.173    ;
; -274.921 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 295.187    ;
; -274.917 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.173    ;
; -274.913 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.273      ; 295.184    ;
; -274.865 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 295.161    ;
; -274.864 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 295.160    ;
; -274.847 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 295.113    ;
; -274.845 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.101    ;
; -274.844 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 295.091    ;
; -274.824 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.080    ;
; -274.824 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.080    ;
; -274.819 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 295.097    ;
; -274.818 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 294.661    ;
; -274.808 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.057    ;
; -274.803 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 295.081    ;
; -274.793 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 295.089    ;
; -274.790 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 295.086    ;
; -274.788 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 295.049    ;
; -274.782 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 295.031    ;
; -274.772 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.263      ; 295.033    ;
; -274.772 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 295.019    ;
; -274.769 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 295.057    ;
; -274.766 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 294.609    ;
; -274.759 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 295.026    ;
; -274.753 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 295.041    ;
; -274.752 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.008    ;
; -274.752 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 295.008    ;
; -274.747 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 295.006    ;
; -274.746 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 294.998    ;
; -274.741 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 294.997    ;
; -274.734 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 294.983    ;
; -274.710 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 294.959    ;
; -274.698 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 294.954    ;
; -274.695 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 294.994    ;
; -274.689 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 294.985    ;
; -274.687 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 294.946    ;
; -274.687 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 294.954    ;
; -274.674 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 294.924    ;
; -274.670 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 294.929    ;
; -274.668 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 294.915    ;
; -274.667 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 294.906    ;
; -274.656 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 294.912    ;
; -274.654 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 294.920    ;
; -274.654 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 294.913    ;
; -274.654 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 294.913    ;
; -274.650 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 294.495    ;
; -274.648 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 294.904    ;
; -274.648 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 294.914    ;
; -274.648 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 294.904    ;
; -274.640 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 294.483    ;
; -274.624 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 294.880    ;
; -274.617 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 294.876    ;
; -274.614 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 294.866    ;
; -274.614 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.320      ; 294.932    ;
; -274.612 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 294.864    ;
; -274.607 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 294.866    ;
; -274.606 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 294.855    ;
; -274.604 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 294.900    ;
+----------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                      ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 5.864 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 14.063     ;
; 5.864 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 14.063     ;
; 5.878 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 14.056     ;
; 5.878 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 14.056     ;
; 5.882 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 14.052     ;
; 5.882 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 14.052     ;
; 5.931 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.991     ;
; 5.931 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.991     ;
; 5.932 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.990     ;
; 5.932 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.990     ;
; 6.031 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 13.903     ;
; 6.031 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 13.903     ;
; 6.055 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.871     ;
; 6.055 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.871     ;
; 6.078 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.848     ;
; 6.078 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.848     ;
; 6.118 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.804     ;
; 6.118 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.804     ;
; 6.129 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 13.799     ;
; 6.129 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 13.799     ;
; 6.131 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 13.803     ;
; 6.131 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 13.803     ;
; 6.239 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[10] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.683     ;
; 6.239 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[10] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.683     ;
; 6.284 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 13.644     ;
; 6.284 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 13.644     ;
; 6.308 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[6]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.611     ;
; 6.308 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[6]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.611     ;
; 6.378 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.548     ;
; 6.378 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.548     ;
; 6.427 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[12] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 13.501     ;
; 6.427 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[12] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 13.501     ;
; 6.554 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.365     ;
; 6.554 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.365     ;
; 6.563 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[31] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.356     ;
; 6.563 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[31] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.356     ;
; 6.615 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[7]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.304     ;
; 6.615 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[7]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.304     ;
; 6.652 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 13.275     ;
; 6.652 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 13.275     ;
; 6.656 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.270     ;
; 6.656 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.270     ;
; 6.741 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[30] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.178     ;
; 6.741 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[30] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.178     ;
; 6.860 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[29] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.059     ;
; 6.860 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[29] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 13.059     ;
; 6.948 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.980     ;
; 6.948 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.980     ;
; 7.071 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.857     ;
; 7.071 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.857     ;
; 7.224 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.704     ;
; 7.224 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.704     ;
; 7.552 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 12.385     ;
; 7.566 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.378     ;
; 7.570 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.374     ;
; 7.583 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 12.354     ;
; 7.597 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.347     ;
; 7.601 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.343     ;
; 7.619 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.313     ;
; 7.620 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.312     ;
; 7.650 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.282     ;
; 7.651 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.281     ;
; 7.666 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[4]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.253     ;
; 7.666 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[4]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.253     ;
; 7.719 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.225     ;
; 7.743 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.193     ;
; 7.750 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.194     ;
; 7.764 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[5]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.155     ;
; 7.764 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[5]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.155     ;
; 7.766 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.170     ;
; 7.772 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.154     ;
; 7.772 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.154     ;
; 7.772 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.154     ;
; 7.772 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.154     ;
; 7.774 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.162     ;
; 7.786 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.147     ;
; 7.786 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.147     ;
; 7.786 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.147     ;
; 7.786 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.147     ;
; 7.790 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.143     ;
; 7.790 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.143     ;
; 7.790 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.143     ;
; 7.790 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.143     ;
; 7.797 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.139     ;
; 7.806 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]  ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.126     ;
; 7.817 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 12.121     ;
; 7.819 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.125     ;
; 7.837 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.095     ;
; 7.839 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.082     ;
; 7.839 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.082     ;
; 7.839 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.082     ;
; 7.839 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.082     ;
; 7.842 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.079     ;
; 7.842 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.079     ;
; 7.842 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.079     ;
; 7.842 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.079     ;
; 7.848 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 12.090     ;
; 7.850 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.094     ;
; 7.852 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 12.085     ;
; 7.866 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.078     ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 34.139 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.486      ;
; 34.142 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.483      ;
; 34.149 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.476      ;
; 34.175 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.450      ;
; 34.192 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.375     ; 5.431      ;
; 34.376 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 5.250      ;
; 34.471 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.154      ;
; 34.471 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.154      ;
; 34.471 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.154      ;
; 34.471 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.154      ;
; 34.507 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.118      ;
; 34.539 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 5.086      ;
; 34.588 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 5.038      ;
; 34.588 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 5.038      ;
; 34.588 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 5.038      ;
; 34.588 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 5.038      ;
; 34.588 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 5.038      ;
; 34.588 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 5.038      ;
; 34.588 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 5.038      ;
; 34.673 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 5.290      ;
; 34.733 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.891      ;
; 34.856 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.769      ;
; 34.891 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.734      ;
; 34.899 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.726      ;
; 34.932 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.693      ;
; 34.980 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.644      ;
; 35.001 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 4.625      ;
; 35.061 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.372     ; 4.565      ;
; 35.137 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.488      ;
; 35.139 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.485      ;
; 35.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.484      ;
; 35.149 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.476      ;
; 35.150 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.474      ;
; 35.160 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.464      ;
; 35.160 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.464      ;
; 35.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.448      ;
; 35.186 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.439      ;
; 35.186 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.438      ;
; 35.205 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.419      ;
; 35.269 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.355      ;
; 35.328 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.296      ;
; 35.336 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.288      ;
; 35.347 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.277      ;
; 35.377 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.247      ;
; 35.390 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.234      ;
; 35.433 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.191      ;
; 35.504 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.374     ; 4.120      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.677      ;
; 36.243 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 3.672      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.601      ;
; 36.375 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.543      ;
; 36.555 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 3.360      ;
; 36.612 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 3.303      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.631 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.287      ;
; 36.662 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.256      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.241      ;
; 36.729 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.188      ;
; 36.747 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.169      ;
; 36.750 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.168      ;
; 36.763 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.154      ;
; 36.763 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.154      ;
; 36.763 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.154      ;
; 36.763 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.154      ;
; 36.763 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.154      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.881 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.274      ;
; 46.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.983      ;
; 46.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.914      ;
; 46.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 3.903      ;
; 46.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.854      ;
; 46.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.617      ;
; 46.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.620      ;
; 46.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.457      ;
; 46.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.430      ;
; 46.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.395      ;
; 47.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.990      ;
; 47.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 3.008      ;
; 47.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.758      ;
; 47.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.668      ;
; 47.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.435      ;
; 47.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.352      ;
; 48.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.847      ;
; 48.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.636      ;
; 48.975 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.177      ;
; 94.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.566      ;
; 94.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.498      ;
; 94.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.354      ;
; 94.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.353      ;
; 94.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.352      ;
; 94.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.350      ;
; 94.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.344      ;
; 94.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.342      ;
; 94.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.341      ;
; 94.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.293      ;
; 94.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.208      ;
; 94.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.129      ;
; 94.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.088      ;
; 94.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.079      ;
; 94.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.061      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.008      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.008      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.008      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.974      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.974      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.974      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.974      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.974      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.974      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.974      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.974      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.974      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.968      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.968      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.968      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.968      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.968      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.968      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.968      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.934      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.934      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.934      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.934      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.934      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.934      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.934      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.934      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.934      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.928      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.928      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.928      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.928      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.928      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.928      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.928      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.928      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.928      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.922      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.920      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.920      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.920      ;
; 95.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.910      ;
; 95.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.882      ;
; 95.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.882      ;
; 95.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.841      ;
; 95.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.841      ;
; 95.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.830      ;
; 95.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.836      ;
; 95.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.836      ;
; 95.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.803      ;
; 95.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.803      ;
; 95.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.803      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.756      ;
; 95.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.716      ;
; 95.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.669      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.603      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.557      ;
; 95.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.551      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.271 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.941      ;
; 0.276 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.941      ;
; 0.319 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.984      ;
; 0.319 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.984      ;
; 0.324 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.989      ;
; 0.335 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.992      ;
; 0.336 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[5]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.993      ;
; 0.340 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[5]                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.997      ;
; 0.341 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.998      ;
; 0.342 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.999      ;
; 0.351 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.014      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.015      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.011      ;
; 0.355 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|startofpacket                                                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_datain_reg0                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.019      ;
; 0.355 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[1]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.012      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[1]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.013      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.013      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.020      ;
; 0.357 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.023      ;
; 0.359 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.025      ;
; 0.359 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.025      ;
; 0.359 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[2]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.016      ;
; 0.360 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.018      ;
; 0.361 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[3]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.018      ;
; 0.364 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[4]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.021      ;
; 0.365 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.022      ;
; 0.366 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.024      ;
; 0.366 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.023      ;
; 0.367 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.025      ;
; 0.368 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.026      ;
; 0.368 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.025      ;
; 0.369 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.027      ;
; 0.370 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.028      ;
; 0.371 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.029      ;
; 0.374 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.040      ;
; 0.375 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|writedata[1]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem|Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.039      ;
; 0.377 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.035      ;
; 0.377 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[0]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.034      ;
; 0.379 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.045      ;
; 0.379 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a3~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.031      ;
; 0.380 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.038      ;
; 0.380 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.037      ;
; 0.381 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.045      ;
; 0.384 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.050      ;
; 0.384 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.048      ;
; 0.385 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[0]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.042      ;
; 0.385 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.049      ;
; 0.387 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.044      ;
; 0.388 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.054      ;
; 0.390 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.056      ;
; 0.392 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.049      ;
; 0.393 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.056      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|writedata[22]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem|Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a16~porta_datain_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.061      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.061      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.061      ;
; 0.400 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_b_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.058      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|wr_address                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|wr_address                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heartrate_variability_stress_level_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heartrate_variability_stress_level_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.428 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.770      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.825      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.826      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.832      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.835      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.835      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.845      ;
; 0.580 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.844      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.859      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.857      ;
; 0.597 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.863      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.873      ;
; 0.609 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.873      ;
; 0.609 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.876      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.881      ;
; 0.620 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.887      ;
; 0.622 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.624 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.891      ;
; 0.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.890      ;
; 0.625 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.892      ;
; 0.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.891      ;
; 0.629 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.896      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.413 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.695      ;
; 0.427 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.022      ;
; 0.428 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_HS                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.443 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.709      ;
; 0.457 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.052      ;
; 0.482 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.077      ;
; 0.482 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.749      ;
; 0.484 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.079      ;
; 0.522 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.788      ;
; 0.526 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.792      ;
; 0.529 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.531 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.797      ;
; 0.533 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.799      ;
; 0.543 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.809      ;
; 0.553 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.584 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.866      ;
; 0.585 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.850      ;
; 0.587 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.853      ;
; 0.588 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.855      ;
; 0.589 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.854      ;
; 0.590 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.856      ;
; 0.595 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_BLANK                                                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.861      ;
; 0.596 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.861      ;
; 0.596 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.861      ;
; 0.600 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.865      ;
; 0.601 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.867      ;
; 0.603 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.869      ;
; 0.614 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.879      ;
; 0.616 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.882      ;
; 0.617 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.883      ;
; 0.618 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.883      ;
; 0.643 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.911      ;
; 0.649 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.916      ;
; 0.649 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.915      ;
; 0.650 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.916      ;
; 0.651 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.917      ;
; 0.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.922      ;
; 0.665 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.666 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.667 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.933      ;
; 0.668 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.669 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.673 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.674 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.941      ;
; 0.674 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.940      ;
; 0.675 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.941      ;
; 0.676 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.942      ;
; 0.676 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.942      ;
; 0.678 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.945      ;
; 0.679 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.945      ;
; 0.681 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.948      ;
; 0.685 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.951      ;
; 0.687 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.282      ;
; 0.700 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.966      ;
; 0.702 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.968      ;
; 0.703 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.969      ;
; 0.736 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.003      ;
; 0.746 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.012      ;
; 0.747 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.014      ;
; 0.748 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.015      ;
; 0.749 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.016      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[0]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[1]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[2]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[3]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[4]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[5]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[6]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[8]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[7]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MAX30102_driver:driver|data_wr[7]                                                                                              ; MAX30102_driver:driver|data_wr[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MAX30102_driver:driver|data_wr[6]                                                                                              ; MAX30102_driver:driver|data_wr[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MAX30102_driver:driver|data_wr[4]                                                                                              ; MAX30102_driver:driver|data_wr[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MAX30102_driver:driver|num_data_available[0]                                                                                   ; MAX30102_driver:driver|num_data_available[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MAX30102_driver:driver|set_registers_next.send_fifo_reg                                                                        ; MAX30102_driver:driver|set_registers_next.send_fifo_reg                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MAX30102_driver:driver|set_registers_next.send_led_pulse_reg                                                                   ; MAX30102_driver:driver|set_registers_next.send_led_pulse_reg                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MAX30102_driver:driver|set_registers_next.send_reset_reg                                                                       ; MAX30102_driver:driver|set_registers_next.send_reset_reg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MAX30102_driver:driver|registers_set                                                                                           ; MAX30102_driver:driver|registers_set                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c|stretch                                                                                                         ; i2c_master:i2c|stretch                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; i2c_master:i2c|scl_ena                                                                                                         ; i2c_master:i2c|scl_ena                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|data_rx[5]                                                                                                      ; i2c_master:i2c|data_rx[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|data_rx[6]                                                                                                      ; i2c_master:i2c|data_rx[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|data_rx[7]                                                                                                      ; i2c_master:i2c|data_rx[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|polling_next.read_wr_ptr_data                                                                           ; MAX30102_driver:driver|polling_next.read_wr_ptr_data                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|get_data_next.write_fifo_data_reg                                                                       ; MAX30102_driver:driver|get_data_next.write_fifo_data_reg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|get_data_next.send_read_request                                                                         ; MAX30102_driver:driver|get_data_next.send_read_request                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|get_data_next.output_data                                                                               ; MAX30102_driver:driver|get_data_next.output_data                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|data_available                                                                                          ; MAX30102_driver:driver|data_available                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|get_data_next.disable                                                                                   ; MAX30102_driver:driver|get_data_next.disable                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|get_data_next.wait_for_data                                                                             ; MAX30102_driver:driver|get_data_next.wait_for_data                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|get_data_next.read_data                                                                                 ; MAX30102_driver:driver|get_data_next.read_data                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|rw                                                                                                      ; MAX30102_driver:driver|rw                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|ena                                                                                                     ; MAX30102_driver:driver|ena                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; MAX30102_driver:driver|state.set_registers                                                                                     ; MAX30102_driver:driver|state.set_registers                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|state.wr                                                                                                        ; i2c_master:i2c|state.wr                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|bit_cnt[1]                                                                                                      ; i2c_master:i2c|bit_cnt[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|data_rx[4]                                                                                                      ; i2c_master:i2c|data_rx[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|data_rx[0]                                                                                                      ; i2c_master:i2c|data_rx[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|state.command                                                                                                   ; i2c_master:i2c|state.command                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|data_rx[3]                                                                                                      ; i2c_master:i2c|data_rx[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|data_rx[2]                                                                                                      ; i2c_master:i2c|data_rx[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|data_rx[1]                                                                                                      ; i2c_master:i2c|data_rx[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; i2c_master:i2c|state.ready                                                                                                     ; i2c_master:i2c|state.ready                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; i2c_master:i2c|bit_cnt[0]                                                                                                      ; i2c_master:i2c|bit_cnt[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.430 ; MAX30102_driver:driver|output_temp[7]                                                                                          ; MAX30102_driver:driver|data_sample[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.694      ;
; 0.431 ; MAX30102_driver:driver|output_temp[9]                                                                                          ; MAX30102_driver:driver|data_sample[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; i2c_master:i2c|data_rx[2]                                                                                                      ; i2c_master:i2c|data_rd[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; i2c_master:i2c|data_rx[3]                                                                                                      ; i2c_master:i2c|data_rd[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; MAX30102_driver:driver|output_temp[11]                                                                                         ; MAX30102_driver:driver|data_sample[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; MAX30102_driver:driver|output_temp[10]                                                                                         ; MAX30102_driver:driver|data_sample[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; MAX30102_driver:driver|output_temp[3]                                                                                          ; MAX30102_driver:driver|data_sample[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; MAX30102_driver:driver|output_temp[4]                                                                                          ; MAX30102_driver:driver|data_sample[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; i2c_master:i2c|data_rx[6]                                                                                                      ; i2c_master:i2c|data_rd[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; MAX30102_driver:driver|output_temp[5]                                                                                          ; MAX30102_driver:driver|data_sample[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; MAX30102_driver:driver|output_temp[13]                                                                                         ; MAX30102_driver:driver|data_sample[13]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; MAX30102_driver:driver|output_temp[8]                                                                                          ; MAX30102_driver:driver|data_sample[8]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; MAX30102_driver:driver|output_temp[1]                                                                                          ; MAX30102_driver:driver|data_sample[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; MAX30102_driver:driver|output_temp[2]                                                                                          ; MAX30102_driver:driver|data_sample[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; i2c_master:i2c|data_rx[5]                                                                                                      ; i2c_master:i2c|data_rd[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; MAX30102_driver:driver|output_temp[6]                                                                                          ; MAX30102_driver:driver|data_sample[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; i2c_master:i2c|data_rx[1]                                                                                                      ; i2c_master:i2c|data_rd[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.440 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                     ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                     ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.453 ; MAX30102_driver:driver|set_registers_next.send_spo_data                                                                        ; MAX30102_driver:driver|set_registers_next.disable                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.718      ;
; 0.460 ; i2c_master:i2c|state.rd                                                                                                        ; i2c_master:i2c|state.mstr_ack                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.724      ;
; 0.473 ; MAX30102_driver:driver|set_registers_next.send_fifo_reg                                                                        ; MAX30102_driver:driver|set_registers_next.send_led_pulse_data1                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.738      ;
; 0.553 ; MAX30102_driver:driver|data_available                                                                                          ; MAX30102_driver:driver|state.polling                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.817      ;
; 0.564 ; MAX30102_driver:driver|data_available                                                                                          ; MAX30102_driver:driver|state.get_data                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.828      ;
; 0.581 ; i2c_master:i2c|state.start                                                                                                     ; i2c_master:i2c|busy                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.845      ;
; 0.584 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[14]                               ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[14]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.852      ;
; 0.586 ; MAX30102_driver:driver|set_registers_next.send_led_pulse_data2                                                                 ; MAX30102_driver:driver|set_registers_next.finished                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.851      ;
; 0.591 ; MAX30102_driver:driver|set_registers_next.finished                                                                             ; MAX30102_driver:driver|set_registers_next.send_reset_reg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.856      ;
; 0.593 ; i2c_master:i2c|bit_cnt[2]                                                                                                      ; i2c_master:i2c|state.slv_ack2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.857      ;
; 0.597 ; MAX30102_driver:driver|output_temp[14]                                                                                         ; MAX30102_driver:driver|data_sample[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.863      ;
; 0.601 ; i2c_master:i2c|data_rx[7]                                                                                                      ; i2c_master:i2c|data_rd[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.865      ;
; 0.601 ; MAX30102_driver:driver|wr_ptr[2]                                                                                               ; MAX30102_driver:driver|rd_ptr[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; MAX30102_driver:driver|output_temp[0]                                                                                          ; MAX30102_driver:driver|data_sample[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; MAX30102_driver:driver|wr_ptr[0]                                                                                               ; MAX30102_driver:driver|rd_ptr[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; MAX30102_driver:driver|output_temp[12]                                                                                         ; MAX30102_driver:driver|data_sample[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; i2c_master:i2c|data_rx[4]                                                                                                      ; i2c_master:i2c|data_rd[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.867      ;
; 0.605 ; i2c_master:i2c|data_rx[0]                                                                                                      ; i2c_master:i2c|data_rd[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.869      ;
; 0.616 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[478] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[490] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.884      ;
; 0.622 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[670] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[682] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; MAX30102_driver:driver|output_temp[15]                                                                                         ; MAX30102_driver:driver|data_sample[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.888      ;
; 0.625 ; MAX30102_driver:driver|state.set_registers                                                                                     ; MAX30102_driver:driver|state.get_data                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.889      ;
; 0.626 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[428] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[440] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.894      ;
; 0.627 ; i2c_master:i2c|state.start                                                                                                     ; i2c_master:i2c|state.command                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.891      ;
; 0.627 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[427] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[439] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.895      ;
; 0.628 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[380] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[392] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.895      ;
; 0.631 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[325] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[337] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.897      ;
; 0.637 ; i2c_master:i2c|state.command                                                                                                   ; i2c_master:i2c|state.slv_ack1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.903      ;
; 0.640 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[454] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[466] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.641 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[11]                               ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[11]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.642 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[505] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[517] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.643 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[9]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[9]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.647 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[8]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[8]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.915      ;
; 0.654 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[3]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[5]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[13]                               ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[13]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[1]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.655 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[3]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 11.733 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[19]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.285     ; 7.857      ;
; 11.733 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[20]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.285     ; 7.857      ;
; 11.734 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[16]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 7.859      ;
; 11.734 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[22]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 7.859      ;
; 11.736 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[17]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.293     ; 7.846      ;
; 11.739 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[3]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.981      ;
; 11.739 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[3]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.981      ;
; 11.741 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[20]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.970      ;
; 11.741 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[19]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.970      ;
; 11.742 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[22]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 7.972      ;
; 11.742 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[16]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 7.972      ;
; 11.744 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[2]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.959      ;
; 11.744 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[17]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.959      ;
; 11.749 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[18]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 7.848      ;
; 11.749 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[23]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.288     ; 7.838      ;
; 11.752 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[21]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.314     ; 7.809      ;
; 11.756 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[3]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.257     ; 7.862      ;
; 11.757 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[23]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 7.951      ;
; 11.757 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[18]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 7.961      ;
; 11.758 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[29]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 7.881      ;
; 11.759 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[9]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 7.857      ;
; 11.759 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[6]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 7.871      ;
; 11.759 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[24]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 7.857      ;
; 11.759 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[5]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 7.871      ;
; 11.759 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[15]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 7.857      ;
; 11.759 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[8]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 7.857      ;
; 11.760 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[21]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 7.922      ;
; 11.760 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[31]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.876      ;
; 11.761 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[14]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 7.838      ;
; 11.761 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[13]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.264     ; 7.850      ;
; 11.761 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[4]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 7.873      ;
; 11.761 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[2]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 7.873      ;
; 11.761 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[0]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 7.838      ;
; 11.763 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[11]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.288     ; 7.824      ;
; 11.764 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[3]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.975      ;
; 11.765 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[1]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.995      ;
; 11.766 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[29]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.994      ;
; 11.766 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[10]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.994      ;
; 11.767 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[24]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.970      ;
; 11.767 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[15]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.970      ;
; 11.767 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[9]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.970      ;
; 11.767 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[8]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.970      ;
; 11.767 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[6]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.984      ;
; 11.767 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[5]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.984      ;
; 11.767 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[8]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 7.958      ;
; 11.767 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[6]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 7.958      ;
; 11.767 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[11]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.970      ;
; 11.768 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[0]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.989      ;
; 11.768 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[31]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.989      ;
; 11.769 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[1]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 7.945      ;
; 11.769 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[14]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.951      ;
; 11.769 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[13]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.963      ;
; 11.769 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[4]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.986      ;
; 11.769 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[2]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.986      ;
; 11.769 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[0]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.951      ;
; 11.769 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[9]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.951      ;
; 11.769 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[5]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.963      ;
; 11.769 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[12]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.963      ;
; 11.770 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[2]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 7.930      ;
; 11.770 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[0]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 7.930      ;
; 11.771 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[11]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 7.937      ;
; 11.771 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[4]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 7.937      ;
; 11.771 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[1]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 7.937      ;
; 11.774 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[7]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 7.866      ;
; 11.774 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[30]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 7.866      ;
; 11.774 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[28]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 7.866      ;
; 11.775 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[25]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 7.866      ;
; 11.775 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[26]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 7.866      ;
; 11.775 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[27]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 7.866      ;
; 11.775 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[1]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 7.848      ;
; 11.776 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[12]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.248     ; 7.851      ;
; 11.776 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[10]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.248     ; 7.851      ;
; 11.780 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[7]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.959      ;
; 11.782 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[30]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.979      ;
; 11.782 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[28]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.979      ;
; 11.782 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[7]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.979      ;
; 11.782 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[0]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.979      ;
; 11.783 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[27]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.979      ;
; 11.783 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[26]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.979      ;
; 11.783 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[25]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.979      ;
; 11.783 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[1]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 7.961      ;
; 11.784 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[12]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 7.964      ;
; 11.784 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[10]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 7.964      ;
; 11.867 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_009:cmd_mux_009|packet_in_progress                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 8.046      ;
; 11.906 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 8.000      ;
; 11.906 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 8.000      ;
; 11.907 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][19]                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.998      ;
; 11.907 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][93]                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.998      ;
; 11.922 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[4]                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 7.986      ;
; 11.967 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_20                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 7.701      ;
; 11.967 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_19                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 7.701      ;
; 11.968 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_22                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 7.703      ;
; 11.968 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_16                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 7.703      ;
; 11.970 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_17                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 7.690      ;
; 11.983 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_23                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 7.682      ;
; 11.983 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_18                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 7.692      ;
; 11.986 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_21                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 7.653      ;
; 11.990 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 7.706      ;
; 11.992 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_29                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.725      ;
; 11.993 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_24                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 7.701      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 13.650 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.366      ; 7.634      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[0]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[1]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[2]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[3]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[4]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[5]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[6]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[7]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[8]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[9]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[10]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[11]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[12]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[13]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[14]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[15]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.612      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[492] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[506] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[507] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[496] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[508] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[497] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[509] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[510] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[511] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[512] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[513] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[502] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.956 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[514] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 7.627      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[612] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.644      ; 7.605      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[624] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[684] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[696] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[613] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.644      ; 7.605      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[697] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[218] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.623      ; 7.584      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[626] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[219] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.623      ; 7.584      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[627] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[699] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[220] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.623      ; 7.584      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[628] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[700] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[221] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.623      ; 7.584      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[629] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[701] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[222] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.623      ; 7.584      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[630] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[690] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[223] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.623      ; 7.584      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[631] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[703] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[224] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.623      ; 7.584      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[632] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[692] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[704] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[225] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.623      ; 7.584      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[285] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.607      ; 7.568      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[633] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[693] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[705] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[226] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.623      ; 7.584      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[634] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.957 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[706] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.645      ; 7.606      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[600] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[636] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.610      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[648] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.651      ; 7.611      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[193] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[589] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.636      ; 7.596      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[601] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[637] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.610      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[649] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.651      ; 7.611      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[590] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[602] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[638] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.610      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[650] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.651      ; 7.611      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[195] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[591] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.636      ; 7.596      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[603] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[639] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.610      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[651] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.651      ; 7.611      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[604] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[652] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.651      ; 7.611      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[197] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[257] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.610      ; 7.570      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[593] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.636      ; 7.596      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[605] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[641] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.650      ; 7.610      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[653] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.651      ; 7.611      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[594] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.636      ; 7.596      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[606] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[642] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.651      ; 7.611      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[199] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[595] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.636      ; 7.596      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[607] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[643] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.651      ; 7.611      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[655] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.651      ; 7.611      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[596] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
; 14.958 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[608] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.637      ; 7.597      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 2.119      ;
; 48.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 1.791      ;
; 97.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.796      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.352      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.323      ;
; 97.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.271      ;
; 97.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.271      ;
; 97.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.271      ;
; 97.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.271      ;
; 97.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.271      ;
; 97.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.271      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.122      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.122      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.133      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.112      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.112      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.105      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.059      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.059      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.059      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.059      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.059      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.025      ;
; 98.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.791      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.400  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.668      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.905      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.935      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.935      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.935      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.935      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.935      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.980      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.971      ;
; 1.720  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.976      ;
; 1.720  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.976      ;
; 1.730  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.984      ;
; 1.730  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.984      ;
; 1.907  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.164      ;
; 1.907  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.164      ;
; 1.907  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.164      ;
; 1.907  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.164      ;
; 1.907  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.164      ;
; 1.907  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.164      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.186      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 1.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.225      ;
; 2.043  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.330      ;
; 2.418  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.680      ;
; 51.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.325      ; 1.668      ;
; 51.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.332      ; 1.969      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.798 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.076      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 1.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.117      ;
; 2.202 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_channel[1]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.481      ;
; 2.202 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_dest_id[0]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.481      ;
; 2.211 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|has_pending_responses       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.490      ;
; 2.211 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|pending_response_count[0]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.490      ;
; 3.124 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent|hold_waitrequest                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.386      ;
; 4.347 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|has_pending_responses                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.640      ;
; 4.347 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|pending_response_count[2]                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.640      ;
; 4.347 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|pending_response_count[0]                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.640      ;
; 4.347 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|pending_response_count[1]                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.640      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.625      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.625      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.625      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.625      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[17]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.625      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.633      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.634      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.634      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.634      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.634      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.633      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.631      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.631      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.631      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.632      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.634      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.629      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.629      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.626      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.626      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.626      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.622      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.626      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.622      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.622      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.622      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.622      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.630      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.630      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.630      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.629      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.639      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.639      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.622      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.622      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.622      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 4.622      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_alu_sub                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.621      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.621      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.628      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.633      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_valid                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.633      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.633      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.633      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.626      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.626      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[0]                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.626      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[1]                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.626      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.625      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.625      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.625      ;
; 4.348 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.625      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 3.190 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[522] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.728      ; 7.174      ;
; 3.190 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[523] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.728      ; 7.174      ;
; 3.190 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[526] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.728      ; 7.174      ;
; 3.200 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[229] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.705      ; 7.161      ;
; 3.200 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[206] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.706      ; 7.162      ;
; 3.200 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[208] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.706      ; 7.162      ;
; 3.200 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[209] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.706      ; 7.162      ;
; 3.200 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[212] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.706      ; 7.162      ;
; 3.201 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[349] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.712      ; 7.169      ;
; 3.201 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[357] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.712      ; 7.169      ;
; 3.201 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[369] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.712      ; 7.169      ;
; 3.201 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[358] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.712      ; 7.169      ;
; 3.202 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[253] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.703      ; 7.161      ;
; 3.202 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[254] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.703      ; 7.161      ;
; 3.202 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[255] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.703      ; 7.161      ;
; 3.202 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[268] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.703      ; 7.161      ;
; 3.202 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[269] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.703      ; 7.161      ;
; 3.202 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[271] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.703      ; 7.161      ;
; 3.218 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[493] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.174      ;
; 3.218 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[494] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.174      ;
; 3.218 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[518] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.174      ;
; 3.218 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[495] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.174      ;
; 3.218 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[519] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.174      ;
; 3.218 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[499] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.174      ;
; 3.218 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[500] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.174      ;
; 3.221 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[521] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.696      ; 7.173      ;
; 3.221 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[524] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.696      ; 7.173      ;
; 3.221 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[525] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.696      ; 7.173      ;
; 3.222 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[120] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.687      ; 7.165      ;
; 3.222 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[122] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.687      ; 7.165      ;
; 3.222 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[103] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.680      ; 7.158      ;
; 3.222 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[105] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.680      ; 7.158      ;
; 3.227 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[396] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.711      ; 7.194      ;
; 3.227 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[397] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.711      ; 7.194      ;
; 3.227 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[399] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.711      ; 7.194      ;
; 3.227 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[400] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.711      ; 7.194      ;
; 3.227 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[404] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.711      ; 7.194      ;
; 3.227 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[405] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.711      ; 7.194      ;
; 3.228 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[687] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.184      ;
; 3.228 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[691] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.184      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[469] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.707      ; 7.192      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[458] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.708      ; 7.193      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[459] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.708      ; 7.193      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[460] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.708      ; 7.193      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[472] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.707      ; 7.192      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[569] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.695      ; 7.180      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[462] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.708      ; 7.193      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[571] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.695      ; 7.180      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[452] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.708      ; 7.193      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[573] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.695      ; 7.180      ;
; 3.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[574] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.695      ; 7.180      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[348] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.682      ; 7.168      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[433] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.704      ; 7.190      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[541] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.696      ; 7.182      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[565] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.696      ; 7.182      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[350] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.682      ; 7.168      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[410] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.707      ; 7.193      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[351] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.682      ; 7.168      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[543] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.696      ; 7.182      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[568] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.696      ; 7.182      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[353] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.682      ; 7.168      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[401] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.707      ; 7.193      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[473] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.705      ; 7.191      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[545] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.696      ; 7.182      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[354] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.682      ; 7.168      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[402] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.707      ; 7.193      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[426] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.704      ; 7.190      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[355] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.682      ; 7.168      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[403] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.707      ; 7.193      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[476] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.705      ; 7.191      ;
; 3.230 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[406] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.707      ; 7.193      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[228] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.673      ; 7.160      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[277] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.671      ; 7.158      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[230] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.673      ; 7.160      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[278] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.671      ; 7.158      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[279] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.671      ; 7.158      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[555] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.694      ; 7.181      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[280] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.671      ; 7.158      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[544] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.694      ; 7.181      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[281] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.672      ; 7.159      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[234] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.673      ; 7.160      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[282] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.672      ; 7.159      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[283] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.671      ; 7.158      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[547] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.694      ; 7.181      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[284] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.672      ; 7.159      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[549] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.694      ; 7.181      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[214] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.671      ; 7.158      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[238] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.673      ; 7.160      ;
; 3.231 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[550] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.694      ; 7.181      ;
; 3.232 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[372] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.685      ; 7.173      ;
; 3.232 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[375] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.685      ; 7.173      ;
; 3.232 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[376] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.684      ; 7.172      ;
; 3.232 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[377] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.685      ; 7.173      ;
; 3.232 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[379] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.684      ; 7.172      ;
; 3.232 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[381] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.684      ; 7.172      ;
; 3.232 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[382] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.684      ; 7.172      ;
; 3.233 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[55]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.667      ; 7.156      ;
; 3.238 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[504] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.194      ;
; 3.238 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[498] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.194      ;
; 3.238 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[501] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.700      ; 7.194      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 42
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
Worst Case Available Settling Time: 38.211 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                    ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; 3.71 MHz   ; 3.71 MHz        ; CLOCK_50                                                                       ;      ;
; 77.38 MHz  ; 77.38 MHz       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;      ;
; 134.12 MHz ; 134.12 MHz      ; altera_reserved_tck                                                            ;      ;
; 187.76 MHz ; 187.76 MHz      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ;      ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                        ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                                       ; -249.319 ; -5978.767     ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 7.076    ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 34.674   ; 0.000         ;
; altera_reserved_tck                                                            ; 46.272   ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.286 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.354 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 0.354 ; 0.000         ;
; CLOCK_50                                                                       ; 0.356 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 12.528 ; 0.000         ;
; CLOCK_50                                                                       ; 14.163 ; 0.000         ;
; altera_reserved_tck                                                            ; 48.353 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                            ; 1.282 ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 1.655 ; 0.000         ;
; CLOCK_50                                                                       ; 2.988 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                       ; 9.587  ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.685  ; 0.000         ;
; CLOCK2_50                                                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                      ; 16.000 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 19.684 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.480 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -249.319 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 269.569    ;
; -249.289 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 269.539    ;
; -249.192 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 269.420    ;
; -249.107 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 269.335    ;
; -249.055 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 269.311    ;
; -249.025 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 269.281    ;
; -249.010 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 269.305    ;
; -248.996 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.248      ; 269.243    ;
; -248.991 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 269.247    ;
; -248.983 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 269.239    ;
; -248.980 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 269.275    ;
; -248.966 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.248      ; 269.213    ;
; -248.961 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 269.217    ;
; -248.958 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 269.186    ;
; -248.953 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 269.209    ;
; -248.932 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 269.198    ;
; -248.928 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 269.162    ;
; -248.902 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 269.168    ;
; -248.897 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 269.147    ;
; -248.885 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 269.113    ;
; -248.883 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.274      ; 269.156    ;
; -248.869 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 269.094    ;
; -248.867 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 269.117    ;
; -248.865 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 269.132    ;
; -248.864 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 269.098    ;
; -248.856 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 269.090    ;
; -248.843 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 269.077    ;
; -248.835 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 269.102    ;
; -248.805 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.245      ; 269.049    ;
; -248.798 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.274      ; 269.071    ;
; -248.785 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 269.013    ;
; -248.784 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 269.009    ;
; -248.780 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.231      ; 269.010    ;
; -248.779 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 269.013    ;
; -248.771 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 269.005    ;
; -248.770 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 268.998    ;
; -248.738 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.246      ; 268.983    ;
; -248.735 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 268.963    ;
; -248.728 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 269.023    ;
; -248.720 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.245      ; 268.964    ;
; -248.703 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 268.953    ;
; -248.698 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 268.993    ;
; -248.694 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.928    ;
; -248.685 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 268.913    ;
; -248.673 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 268.923    ;
; -248.665 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.231      ; 268.895    ;
; -248.653 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.240      ; 268.892    ;
; -248.653 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.246      ; 268.898    ;
; -248.649 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.274      ; 268.922    ;
; -248.635 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 268.860    ;
; -248.630 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.864    ;
; -248.628 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 268.884    ;
; -248.626 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 268.480    ;
; -248.623 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.240      ; 268.862    ;
; -248.622 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.856    ;
; -248.621 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.855    ;
; -248.601 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.274      ; 268.874    ;
; -248.598 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 268.854    ;
; -248.576 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 268.804    ;
; -248.576 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.274      ; 268.849    ;
; -248.571 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.245      ; 268.815    ;
; -248.562 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 268.787    ;
; -248.557 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.791    ;
; -248.555 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 268.409    ;
; -248.549 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.783    ;
; -248.548 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 268.815    ;
; -248.536 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 268.764    ;
; -248.526 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 268.743    ;
; -248.521 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.755    ;
; -248.518 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 268.785    ;
; -248.516 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.274      ; 268.789    ;
; -248.516 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.237      ; 268.752    ;
; -248.504 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.246      ; 268.749    ;
; -248.503 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.231      ; 268.733    ;
; -248.501 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.735    ;
; -248.498 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.245      ; 268.742    ;
; -248.491 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 268.719    ;
; -248.488 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.238      ; 268.725    ;
; -248.476 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.274      ; 268.749    ;
; -248.471 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.276      ; 268.746    ;
; -248.471 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.705    ;
; -248.463 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 268.691    ;
; -248.462 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 268.687    ;
; -248.457 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.691    ;
; -248.457 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 268.684    ;
; -248.456 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 268.312    ;
; -248.452 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.237      ; 268.688    ;
; -248.449 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.683    ;
; -248.444 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.237      ; 268.680    ;
; -248.442 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 268.296    ;
; -248.441 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 268.658    ;
; -248.439 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.238      ; 268.676    ;
; -248.431 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.246      ; 268.676    ;
; -248.426 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.274      ; 268.699    ;
; -248.421 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.246      ; 268.666    ;
; -248.419 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[1]   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.246      ; 268.664    ;
; -248.416 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.650    ;
; -248.414 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 268.680    ;
; -248.412 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 268.637    ;
; -248.407 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.235      ; 268.641    ;
+----------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                      ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 7.076 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 12.867     ;
; 7.085 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 12.858     ;
; 7.086 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 12.857     ;
; 7.095 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 12.848     ;
; 7.131 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 12.801     ;
; 7.135 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 12.797     ;
; 7.140 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 12.792     ;
; 7.144 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 12.788     ;
; 7.155 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 12.781     ;
; 7.164 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 12.772     ;
; 7.219 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 12.724     ;
; 7.228 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 12.715     ;
; 7.255 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.680     ;
; 7.264 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.671     ;
; 7.275 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.660     ;
; 7.284 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.651     ;
; 7.288 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 12.644     ;
; 7.297 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 12.635     ;
; 7.310 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.627     ;
; 7.319 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.618     ;
; 7.320 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 12.623     ;
; 7.329 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 12.614     ;
; 7.402 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[10] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 12.530     ;
; 7.411 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[10] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 12.521     ;
; 7.449 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.488     ;
; 7.458 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.479     ;
; 7.535 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.400     ;
; 7.544 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.391     ;
; 7.544 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[6]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.385     ;
; 7.553 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[6]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.376     ;
; 7.652 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[12] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.285     ;
; 7.661 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[12] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 12.276     ;
; 7.715 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.214     ;
; 7.720 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[31] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.209     ;
; 7.724 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.205     ;
; 7.729 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[31] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.200     ;
; 7.750 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[7]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.179     ;
; 7.759 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[7]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.170     ;
; 7.770 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 12.166     ;
; 7.779 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 12.157     ;
; 7.861 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.074     ;
; 7.870 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.065     ;
; 7.871 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[30] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.058     ;
; 7.880 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[30] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.049     ;
; 7.984 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[29] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 11.945     ;
; 7.993 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[29] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 11.936     ;
; 8.036 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 11.901     ;
; 8.045 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 11.892     ;
; 8.156 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 11.781     ;
; 8.165 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 11.772     ;
; 8.340 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 11.597     ;
; 8.349 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 11.588     ;
; 8.625 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 11.328     ;
; 8.635 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 11.318     ;
; 8.670 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 11.283     ;
; 8.680 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 11.273     ;
; 8.684 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.258     ;
; 8.684 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.258     ;
; 8.684 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.258     ;
; 8.684 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.258     ;
; 8.685 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.257     ;
; 8.689 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.253     ;
; 8.694 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.248     ;
; 8.694 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.248     ;
; 8.694 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.248     ;
; 8.694 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.248     ;
; 8.704 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 11.242     ;
; 8.727 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[4]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 11.202     ;
; 8.730 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.212     ;
; 8.734 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.208     ;
; 8.736 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[4]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 11.193     ;
; 8.743 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[5]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 11.186     ;
; 8.749 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 11.197     ;
; 8.752 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[5]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 11.177     ;
; 8.763 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.172     ;
; 8.763 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.172     ;
; 8.763 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.172     ;
; 8.763 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.172     ;
; 8.768 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 11.185     ;
; 8.794 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 11.137     ;
; 8.794 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 11.137     ;
; 8.794 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 11.137     ;
; 8.794 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 11.137     ;
; 8.796 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 11.135     ;
; 8.796 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 11.135     ;
; 8.796 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 11.135     ;
; 8.796 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 11.135     ;
; 8.809 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 11.136     ;
; 8.813 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 11.140     ;
; 8.824 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 11.121     ;
; 8.827 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.115     ;
; 8.827 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.115     ;
; 8.827 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.115     ;
; 8.827 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.115     ;
; 8.842 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]  ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.100     ;
; 8.854 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 11.091     ;
; 8.859 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 11.088     ;
; 8.869 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 11.084     ;
; 8.869 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 11.076     ;
; 8.879 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 11.037     ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 34.674 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.995      ;
; 34.677 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.992      ;
; 34.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.986      ;
; 34.698 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.332     ; 4.969      ;
; 34.715 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.954      ;
; 34.915 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.755      ;
; 34.960 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.709      ;
; 34.960 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.709      ;
; 34.960 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.709      ;
; 34.960 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.709      ;
; 35.005 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.664      ;
; 35.034 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.635      ;
; 35.106 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.564      ;
; 35.106 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.564      ;
; 35.106 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.564      ;
; 35.106 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.564      ;
; 35.106 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.564      ;
; 35.106 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.564      ;
; 35.106 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.564      ;
; 35.179 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 4.784      ;
; 35.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 4.477      ;
; 35.307 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.362      ;
; 35.343 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.326      ;
; 35.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.313      ;
; 35.381 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.288      ;
; 35.430 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 4.238      ;
; 35.449 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.221      ;
; 35.542 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.329     ; 4.128      ;
; 35.567 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.102      ;
; 35.576 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 4.092      ;
; 35.577 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 4.091      ;
; 35.580 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 4.088      ;
; 35.584 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.085      ;
; 35.589 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 4.079      ;
; 35.589 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 4.079      ;
; 35.604 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 4.064      ;
; 35.610 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.330     ; 4.059      ;
; 35.672 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.996      ;
; 35.688 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.980      ;
; 35.697 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.971      ;
; 35.752 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.916      ;
; 35.760 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.908      ;
; 35.769 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.899      ;
; 35.803 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.865      ;
; 35.807 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.861      ;
; 35.847 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.821      ;
; 35.910 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.331     ; 3.758      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.308      ;
; 36.629 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 3.295      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 3.242      ;
; 36.684 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.243      ;
; 36.885 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 3.039      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.906 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.021      ;
; 36.907 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 3.017      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 2.986      ;
; 36.948 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.979      ;
; 37.048 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.879      ;
; 37.062 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.864      ;
; 37.071 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 2.857      ;
; 37.072 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.854      ;
; 37.073 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.854      ;
; 37.073 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.854      ;
; 37.073 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.854      ;
; 37.073 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.854      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.272 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.964      ;
; 46.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 3.672      ;
; 46.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.615      ;
; 46.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.542      ;
; 46.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.525      ;
; 46.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 3.297      ;
; 46.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.279      ;
; 47.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.192      ;
; 47.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.141      ;
; 47.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.095      ;
; 47.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.754      ;
; 47.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.750      ;
; 47.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.516      ;
; 47.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.390      ;
; 48.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.233      ;
; 48.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.135      ;
; 48.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.659      ;
; 48.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.474      ;
; 49.149 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.083      ;
; 94.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.170      ;
; 94.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.107      ;
; 94.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.978      ;
; 94.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.978      ;
; 94.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.977      ;
; 94.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.975      ;
; 94.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.969      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.968      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.966      ;
; 95.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.908      ;
; 95.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.807      ;
; 95.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.671      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.675      ;
; 95.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.640      ;
; 95.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.640      ;
; 95.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.640      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.649      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.603      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.603      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.603      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.603      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.603      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.603      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.603      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.603      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.603      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.612      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.543      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.543      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.543      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.543      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.543      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.543      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.543      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.543      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.543      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.544      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.544      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.544      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.544      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.544      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.544      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.544      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.544      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.544      ;
; 95.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.525      ;
; 95.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.525      ;
; 95.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.539      ;
; 95.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.539      ;
; 95.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.539      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.522      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.522      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.522      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.522      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.522      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.522      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.522      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.522      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.522      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.509      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.509      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.509      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.509      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.509      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.509      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.509      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.500      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.465      ;
; 95.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.467      ;
; 95.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.467      ;
; 95.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.424      ;
; 95.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.416      ;
; 95.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.416      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.403      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.403      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.403      ;
; 95.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.306      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.291      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.218      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.197      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.197      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.286 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.887      ;
; 0.291 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.888      ;
; 0.326 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.923      ;
; 0.327 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.924      ;
; 0.333 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.930      ;
; 0.337 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[5]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.927      ;
; 0.337 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.927      ;
; 0.341 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[5]                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.931      ;
; 0.342 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.932      ;
; 0.343 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.933      ;
; 0.346 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|writedata[1]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem|Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.941      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.943      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[1]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.942      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.010000000                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.010000000                                                                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|readdata[0]                                                                                                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|readdata[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|control_register[0]                                                                                                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|control_register[0]                                                                                                                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|control_register[10]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|control_register[10]                                                                                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][111]                                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][111]                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                            ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_1_cmd_width_adapter|count[0]                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_1_cmd_width_adapter|use_reg                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_swap                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_swap                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_pixel_dma_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_pixel_dma_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_pixel_dma_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_pixel_dma_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.631      ;
; 0.395 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.658      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.749      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.750      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.752      ;
; 0.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.763      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.764      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.764      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.768      ;
; 0.536 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.777      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.789      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.789      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.552 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.797      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.799      ;
; 0.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.800      ;
; 0.559 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.801      ;
; 0.563 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.804      ;
; 0.563 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.807      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.805      ;
; 0.566 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.809      ;
; 0.568 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.810      ;
; 0.569 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.570 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.813      ;
; 0.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.813      ;
; 0.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.813      ;
; 0.574 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.817      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.382 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.639      ;
; 0.395 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_HS                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.644      ;
; 0.429 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 0.960      ;
; 0.441 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.453 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 0.984      ;
; 0.479 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 1.010      ;
; 0.479 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.721      ;
; 0.482 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.724      ;
; 0.484 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 1.015      ;
; 0.485 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.727      ;
; 0.487 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.729      ;
; 0.489 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.731      ;
; 0.492 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.735      ;
; 0.506 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.750      ;
; 0.531 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.774      ;
; 0.534 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.791      ;
; 0.536 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.778      ;
; 0.542 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.784      ;
; 0.543 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.785      ;
; 0.543 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.785      ;
; 0.543 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_BLANK                                                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.785      ;
; 0.543 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.786      ;
; 0.544 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.787      ;
; 0.549 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.551 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.794      ;
; 0.554 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.796      ;
; 0.562 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.804      ;
; 0.565 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.807      ;
; 0.567 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.809      ;
; 0.571 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.814      ;
; 0.588 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.833      ;
; 0.592 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.837      ;
; 0.595 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.838      ;
; 0.596 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.839      ;
; 0.599 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.842      ;
; 0.608 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.851      ;
; 0.608 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.853      ;
; 0.612 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.855      ;
; 0.612 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.855      ;
; 0.614 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.857      ;
; 0.615 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.858      ;
; 0.615 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.858      ;
; 0.616 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.859      ;
; 0.617 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.860      ;
; 0.618 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.861      ;
; 0.618 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.861      ;
; 0.620 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.863      ;
; 0.621 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.864      ;
; 0.623 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.627 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.870      ;
; 0.645 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.887      ;
; 0.647 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.889      ;
; 0.649 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.891      ;
; 0.652 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 1.183      ;
; 0.669 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.912      ;
; 0.681 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.924      ;
; 0.682 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.925      ;
; 0.682 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.925      ;
; 0.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.926      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[0]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[1]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[2]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[3]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[4]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[5]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[6]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[8]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[7]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|scl_ena                                                                                                         ; i2c_master:i2c|scl_ena                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MAX30102_driver:driver|data_wr[7]                                                                                              ; MAX30102_driver:driver|data_wr[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MAX30102_driver:driver|data_wr[6]                                                                                              ; MAX30102_driver:driver|data_wr[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MAX30102_driver:driver|data_wr[4]                                                                                              ; MAX30102_driver:driver|data_wr[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|data_rx[5]                                                                                                      ; i2c_master:i2c|data_rx[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|data_rx[6]                                                                                                      ; i2c_master:i2c|data_rx[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|data_rx[7]                                                                                                      ; i2c_master:i2c|data_rx[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MAX30102_driver:driver|num_data_available[0]                                                                                   ; MAX30102_driver:driver|num_data_available[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MAX30102_driver:driver|set_registers_next.send_fifo_reg                                                                        ; MAX30102_driver:driver|set_registers_next.send_fifo_reg                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MAX30102_driver:driver|set_registers_next.send_led_pulse_reg                                                                   ; MAX30102_driver:driver|set_registers_next.send_led_pulse_reg                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MAX30102_driver:driver|set_registers_next.send_reset_reg                                                                       ; MAX30102_driver:driver|set_registers_next.send_reset_reg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MAX30102_driver:driver|registers_set                                                                                           ; MAX30102_driver:driver|registers_set                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|state.wr                                                                                                        ; i2c_master:i2c|state.wr                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|bit_cnt[1]                                                                                                      ; i2c_master:i2c|bit_cnt[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|data_rx[4]                                                                                                      ; i2c_master:i2c|data_rx[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|data_rx[0]                                                                                                      ; i2c_master:i2c|data_rx[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|state.command                                                                                                   ; i2c_master:i2c|state.command                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|data_rx[3]                                                                                                      ; i2c_master:i2c|data_rx[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|data_rx[2]                                                                                                      ; i2c_master:i2c|data_rx[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|data_rx[1]                                                                                                      ; i2c_master:i2c|data_rx[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|state.ready                                                                                                     ; i2c_master:i2c|state.ready                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c|stretch                                                                                                         ; i2c_master:i2c|stretch                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; MAX30102_driver:driver|polling_next.read_wr_ptr_data                                                                           ; MAX30102_driver:driver|polling_next.read_wr_ptr_data                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; MAX30102_driver:driver|get_data_next.write_fifo_data_reg                                                                       ; MAX30102_driver:driver|get_data_next.write_fifo_data_reg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; MAX30102_driver:driver|get_data_next.send_read_request                                                                         ; MAX30102_driver:driver|get_data_next.send_read_request                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; MAX30102_driver:driver|data_available                                                                                          ; MAX30102_driver:driver|data_available                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; MAX30102_driver:driver|rw                                                                                                      ; MAX30102_driver:driver|rw                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; MAX30102_driver:driver|ena                                                                                                     ; MAX30102_driver:driver|ena                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; MAX30102_driver:driver|state.set_registers                                                                                     ; MAX30102_driver:driver|state.set_registers                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; MAX30102_driver:driver|get_data_next.output_data                                                                               ; MAX30102_driver:driver|get_data_next.output_data                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; MAX30102_driver:driver|get_data_next.disable                                                                                   ; MAX30102_driver:driver|get_data_next.disable                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; MAX30102_driver:driver|get_data_next.wait_for_data                                                                             ; MAX30102_driver:driver|get_data_next.wait_for_data                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; MAX30102_driver:driver|get_data_next.read_data                                                                                 ; MAX30102_driver:driver|get_data_next.read_data                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.597      ;
; 0.367 ; i2c_master:i2c|bit_cnt[0]                                                                                                      ; i2c_master:i2c|bit_cnt[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.387 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                     ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                     ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.397 ; i2c_master:i2c|data_rx[2]                                                                                                      ; i2c_master:i2c|data_rd[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; MAX30102_driver:driver|output_temp[9]                                                                                          ; MAX30102_driver:driver|data_sample[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; MAX30102_driver:driver|output_temp[7]                                                                                          ; MAX30102_driver:driver|data_sample[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; i2c_master:i2c|data_rx[3]                                                                                                      ; i2c_master:i2c|data_rd[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; MAX30102_driver:driver|output_temp[10]                                                                                         ; MAX30102_driver:driver|data_sample[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; MAX30102_driver:driver|output_temp[3]                                                                                          ; MAX30102_driver:driver|data_sample[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; i2c_master:i2c|data_rx[5]                                                                                                      ; i2c_master:i2c|data_rd[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; i2c_master:i2c|data_rx[6]                                                                                                      ; i2c_master:i2c|data_rd[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; i2c_master:i2c|data_rx[1]                                                                                                      ; i2c_master:i2c|data_rd[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; MAX30102_driver:driver|output_temp[13]                                                                                         ; MAX30102_driver:driver|data_sample[13]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; MAX30102_driver:driver|output_temp[8]                                                                                          ; MAX30102_driver:driver|data_sample[8]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; MAX30102_driver:driver|output_temp[11]                                                                                         ; MAX30102_driver:driver|data_sample[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; MAX30102_driver:driver|output_temp[1]                                                                                          ; MAX30102_driver:driver|data_sample[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; MAX30102_driver:driver|output_temp[4]                                                                                          ; MAX30102_driver:driver|data_sample[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; MAX30102_driver:driver|output_temp[5]                                                                                          ; MAX30102_driver:driver|data_sample[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.401 ; MAX30102_driver:driver|output_temp[2]                                                                                          ; MAX30102_driver:driver|data_sample[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.641      ;
; 0.401 ; MAX30102_driver:driver|output_temp[6]                                                                                          ; MAX30102_driver:driver|data_sample[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.641      ;
; 0.419 ; MAX30102_driver:driver|set_registers_next.send_spo_data                                                                        ; MAX30102_driver:driver|set_registers_next.disable                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.660      ;
; 0.424 ; i2c_master:i2c|state.rd                                                                                                        ; i2c_master:i2c|state.mstr_ack                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.665      ;
; 0.428 ; MAX30102_driver:driver|set_registers_next.send_fifo_reg                                                                        ; MAX30102_driver:driver|set_registers_next.send_led_pulse_data1                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.669      ;
; 0.502 ; MAX30102_driver:driver|data_available                                                                                          ; MAX30102_driver:driver|state.polling                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.742      ;
; 0.518 ; MAX30102_driver:driver|data_available                                                                                          ; MAX30102_driver:driver|state.get_data                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.758      ;
; 0.526 ; i2c_master:i2c|state.start                                                                                                     ; i2c_master:i2c|busy                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.767      ;
; 0.538 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[14]                               ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[14]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.783      ;
; 0.539 ; MAX30102_driver:driver|set_registers_next.send_led_pulse_data2                                                                 ; MAX30102_driver:driver|set_registers_next.finished                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.780      ;
; 0.544 ; i2c_master:i2c|bit_cnt[2]                                                                                                      ; i2c_master:i2c|state.slv_ack2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.785      ;
; 0.549 ; i2c_master:i2c|data_rx[7]                                                                                                      ; i2c_master:i2c|data_rd[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.790      ;
; 0.549 ; MAX30102_driver:driver|wr_ptr[2]                                                                                               ; MAX30102_driver:driver|rd_ptr[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.790      ;
; 0.549 ; MAX30102_driver:driver|set_registers_next.finished                                                                             ; MAX30102_driver:driver|set_registers_next.send_reset_reg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.790      ;
; 0.551 ; MAX30102_driver:driver|output_temp[0]                                                                                          ; MAX30102_driver:driver|data_sample[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.791      ;
; 0.551 ; MAX30102_driver:driver|wr_ptr[0]                                                                                               ; MAX30102_driver:driver|rd_ptr[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; i2c_master:i2c|data_rx[4]                                                                                                      ; i2c_master:i2c|data_rd[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; MAX30102_driver:driver|output_temp[12]                                                                                         ; MAX30102_driver:driver|data_sample[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.792      ;
; 0.552 ; MAX30102_driver:driver|output_temp[14]                                                                                         ; MAX30102_driver:driver|data_sample[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.794      ;
; 0.553 ; i2c_master:i2c|data_rx[0]                                                                                                      ; i2c_master:i2c|data_rd[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.794      ;
; 0.572 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[478] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[490] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.817      ;
; 0.573 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[428] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[440] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.817      ;
; 0.574 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[427] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[439] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.818      ;
; 0.574 ; MAX30102_driver:driver|output_temp[15]                                                                                         ; MAX30102_driver:driver|data_sample[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.816      ;
; 0.575 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[380] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[392] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.818      ;
; 0.578 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[325] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[337] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.820      ;
; 0.579 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[670] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[682] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.822      ;
; 0.580 ; MAX30102_driver:driver|state.set_registers                                                                                     ; MAX30102_driver:driver|state.get_data                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.820      ;
; 0.580 ; i2c_master:i2c|state.start                                                                                                     ; i2c_master:i2c|state.command                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.821      ;
; 0.585 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[11]                               ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[11]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.830      ;
; 0.586 ; i2c_master:i2c|state.command                                                                                                   ; i2c_master:i2c|state.slv_ack1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[505] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[517] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[9]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[9]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.833      ;
; 0.590 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[8]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[8]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.835      ;
; 0.593 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[454] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[466] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.837      ;
; 0.597 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[3]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.842      ;
; 0.597 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[5]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.842      ;
; 0.598 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[13]                               ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[13]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.843      ;
; 0.599 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[1]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.844      ;
; 0.599 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[6]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.844      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 12.528 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[16]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 7.087      ;
; 12.528 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[19]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 7.084      ;
; 12.528 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[20]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 7.084      ;
; 12.528 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[22]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 7.087      ;
; 12.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[17]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 7.075      ;
; 12.541 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[21]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.296     ; 7.043      ;
; 12.544 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[23]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.271     ; 7.065      ;
; 12.546 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[18]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 7.075      ;
; 12.548 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[4]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 7.104      ;
; 12.548 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[2]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 7.104      ;
; 12.549 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[29]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 7.109      ;
; 12.549 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[14]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 7.068      ;
; 12.549 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[3]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 7.089      ;
; 12.549 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[0]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 7.068      ;
; 12.550 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[9]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 7.084      ;
; 12.550 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[11]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 7.054      ;
; 12.550 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[6]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.099      ;
; 12.550 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[24]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 7.084      ;
; 12.550 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[5]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.099      ;
; 12.550 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[31]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.226     ; 7.104      ;
; 12.550 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[15]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 7.084      ;
; 12.550 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[8]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 7.084      ;
; 12.551 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[13]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 7.078      ;
; 12.559 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[7]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 7.101      ;
; 12.559 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[30]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 7.101      ;
; 12.559 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[28]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 7.101      ;
; 12.560 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[12]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 7.086      ;
; 12.560 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[10]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 7.086      ;
; 12.560 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[25]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 7.101      ;
; 12.560 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[26]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 7.101      ;
; 12.560 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[27]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 7.101      ;
; 12.561 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[3]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.178      ;
; 12.561 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[22]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.170      ;
; 12.561 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[20]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 7.167      ;
; 12.561 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[19]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 7.167      ;
; 12.561 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[16]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.170      ;
; 12.561 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[3]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.178      ;
; 12.563 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[2]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.158      ;
; 12.563 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[17]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.158      ;
; 12.565 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[1]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.238     ; 7.077      ;
; 12.574 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[21]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.126      ;
; 12.577 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[23]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 7.148      ;
; 12.579 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[18]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.158      ;
; 12.581 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[4]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 7.187      ;
; 12.581 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[2]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 7.187      ;
; 12.581 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[1]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 7.194      ;
; 12.582 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[29]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 7.192      ;
; 12.582 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[14]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.151      ;
; 12.582 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[3]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.172      ;
; 12.582 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[0]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.151      ;
; 12.582 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[9]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.151      ;
; 12.582 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[8]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.157      ;
; 12.582 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[6]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.157      ;
; 12.582 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[10]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 7.192      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[1]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 7.144      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[0]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.187      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[31]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.187      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[24]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.167      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[15]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.167      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[11]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.137      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[9]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.167      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[8]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.167      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[6]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.182      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[5]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.182      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[4]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.137      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[1]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.137      ;
; 12.583 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[11]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.167      ;
; 12.584 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[13]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.161      ;
; 12.584 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[5]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.161      ;
; 12.584 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[2]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.129      ;
; 12.584 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[12]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.161      ;
; 12.584 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[0]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.129      ;
; 12.592 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[30]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 7.184      ;
; 12.592 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[28]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 7.184      ;
; 12.592 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[7]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 7.184      ;
; 12.592 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[0]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 7.184      ;
; 12.593 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[27]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 7.184      ;
; 12.593 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[26]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 7.184      ;
; 12.593 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[25]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 7.184      ;
; 12.593 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[12]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.169      ;
; 12.593 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[10]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.169      ;
; 12.597 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[7]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.157      ;
; 12.598 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[1]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.160      ;
; 12.601 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_009:cmd_mux_009|packet_in_progress                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.320      ;
; 12.631 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][19]                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 7.282      ;
; 12.631 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][93]                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 7.282      ;
; 12.634 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 7.280      ;
; 12.634 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 7.280      ;
; 12.642 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[4]                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.275      ;
; 12.726 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_22                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 6.963      ;
; 12.726 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_20                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.960      ;
; 12.726 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_19                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.960      ;
; 12.726 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_16                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 6.963      ;
; 12.728 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_17                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.951      ;
; 12.739 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_21                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 6.919      ;
; 12.742 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_23                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 6.941      ;
; 12.744 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_18                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 6.951      ;
; 12.746 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 6.980      ;
; 12.746 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 6.980      ;
; 12.747 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_29                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 6.985      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.163 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.181      ; 6.937      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[492] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[506] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[507] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[496] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[508] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[497] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[509] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[510] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[511] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[512] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[513] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[502] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.313 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[514] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 6.927      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[0]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[1]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[2]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[3]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[4]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[5]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[6]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[7]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[8]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[9]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[10]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[11]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[12]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[13]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[14]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[15]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.307      ; 6.912      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[192] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.291      ; 6.896      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[324] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.284      ; 6.889      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[336] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.285      ; 6.890      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[600] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.294      ; 6.899      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[612] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.301      ; 6.906      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[624] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.302      ; 6.907      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[636] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.305      ; 6.910      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[648] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.306      ; 6.911      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[672] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.298      ; 6.903      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[684] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.303      ; 6.908      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[696] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.303      ; 6.908      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[145] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.319      ; 6.924      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[193] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.293      ; 6.898      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[313] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.284      ; 6.889      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[325] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.285      ; 6.890      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[337] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.285      ; 6.890      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[589] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.293      ; 6.898      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[601] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.294      ; 6.899      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[613] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.301      ; 6.906      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[637] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.305      ; 6.910      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[649] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.306      ; 6.911      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[673] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.298      ; 6.903      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[697] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.303      ; 6.908      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[194] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.291      ; 6.896      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[218] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.279      ; 6.884      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[314] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.284      ; 6.889      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[326] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.285      ; 6.890      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[338] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.284      ; 6.889      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[590] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.294      ; 6.899      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[602] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.294      ; 6.899      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[626] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.302      ; 6.907      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[638] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.305      ; 6.910      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[650] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.306      ; 6.911      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[674] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.298      ; 6.903      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[147] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.319      ; 6.924      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[195] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.293      ; 6.898      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[219] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.279      ; 6.884      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[315] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.284      ; 6.889      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[327] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.285      ; 6.890      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[339] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.285      ; 6.890      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[591] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.293      ; 6.898      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[603] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.294      ; 6.899      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[627] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.302      ; 6.907      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[639] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.305      ; 6.910      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[651] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.306      ; 6.911      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[663] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.298      ; 6.903      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[675] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.298      ; 6.903      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[699] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.303      ; 6.908      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[196] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.291      ; 6.896      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[220] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.279      ; 6.884      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[316] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.284      ; 6.889      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[340] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.285      ; 6.890      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[604] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.294      ; 6.899      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[628] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.302      ; 6.907      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[652] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.306      ; 6.911      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[676] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.298      ; 6.903      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[700] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.303      ; 6.908      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[149] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.319      ; 6.924      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[197] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.293      ; 6.898      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[221] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.279      ; 6.884      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[317] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.284      ; 6.889      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[329] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.285      ; 6.890      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[341] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.285      ; 6.890      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[593] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.293      ; 6.898      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[605] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.294      ; 6.899      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[629] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.302      ; 6.907      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[641] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.305      ; 6.910      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[653] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.306      ; 6.911      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[677] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.298      ; 6.903      ;
; 15.314 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[701] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.303      ; 6.908      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.898      ;
; 48.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.612      ;
; 97.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.589      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.289      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.152      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.112      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.077      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.077      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.077      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.077      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.077      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.077      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.946      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.906      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.906      ;
; 98.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.896      ;
; 98.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.896      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.911      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.852      ;
; 98.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.822      ;
; 98.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.612      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.282  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.527      ;
; 1.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.747      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.765      ;
; 1.539  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.774      ;
; 1.539  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.774      ;
; 1.539  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.774      ;
; 1.539  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.774      ;
; 1.539  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.774      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.586  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.827      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.827      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.955      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.955      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.955      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.955      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.955      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.955      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.997      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.022      ;
; 1.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.089      ;
; 2.167  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.404      ;
; 50.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.393      ; 1.527      ;
; 51.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.400      ; 1.820      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 1.690 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.941      ;
; 2.025 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_channel[1]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.278      ;
; 2.025 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_dest_id[0]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.278      ;
; 2.040 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|has_pending_responses       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.294      ;
; 2.040 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|pending_response_count[0]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.294      ;
; 2.861 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent|hold_waitrequest                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.097      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[12]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.202      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.202      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.202      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.202      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.202      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.206      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.206      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.194      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.194      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.194      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.194      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.194      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.194      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.195      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.195      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[0]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.189      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.179      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[6]                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.185      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[11]                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.185      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[14]                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.185      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[1]                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.206      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.206      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.195      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.194      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.195      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.195      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.190      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.195      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.195      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.194      ;
; 3.934 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.195      ;
; 3.935 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.193      ;
; 3.935 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.196      ;
; 3.935 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 4.196      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.988 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[522] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.281      ; 6.510      ;
; 2.988 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[523] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.281      ; 6.510      ;
; 2.988 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[526] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.281      ; 6.510      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[253] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.499      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[349] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.264      ; 6.507      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[254] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.499      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[255] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.499      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[268] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.499      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[269] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.499      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[271] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.499      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[357] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.264      ; 6.507      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[369] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.264      ; 6.507      ;
; 3.002 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[358] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.264      ; 6.507      ;
; 3.003 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[229] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.499      ;
; 3.003 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[206] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.500      ;
; 3.003 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[208] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.500      ;
; 3.003 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[209] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.500      ;
; 3.003 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[212] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.500      ;
; 3.015 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[493] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.511      ;
; 3.015 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[494] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.511      ;
; 3.015 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[518] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.511      ;
; 3.015 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[495] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.511      ;
; 3.015 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[519] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.511      ;
; 3.015 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[499] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.511      ;
; 3.015 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[500] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.511      ;
; 3.017 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[103] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.235      ; 6.493      ;
; 3.017 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[105] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.235      ; 6.493      ;
; 3.018 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[521] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 6.509      ;
; 3.018 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[524] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 6.509      ;
; 3.018 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[525] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 6.509      ;
; 3.019 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[120] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.241      ; 6.501      ;
; 3.019 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[122] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.241      ; 6.501      ;
; 3.027 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[687] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.253      ; 6.521      ;
; 3.027 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[691] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.253      ; 6.521      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[348] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.237      ; 6.506      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[396] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.532      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[397] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.532      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[350] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.237      ; 6.506      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[351] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.237      ; 6.506      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[399] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.532      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[400] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.532      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[353] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.237      ; 6.506      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[569] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.248      ; 6.517      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[354] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.237      ; 6.506      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[355] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.237      ; 6.506      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[571] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.248      ; 6.517      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[404] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.532      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[405] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.532      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[573] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.248      ; 6.517      ;
; 3.028 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[574] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.248      ; 6.517      ;
; 3.029 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[541] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 6.519      ;
; 3.029 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[565] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 6.519      ;
; 3.029 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[543] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 6.519      ;
; 3.029 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[568] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 6.519      ;
; 3.029 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[281] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.227      ; 6.497      ;
; 3.029 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[545] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 6.519      ;
; 3.029 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[282] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.227      ; 6.497      ;
; 3.029 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[284] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.227      ; 6.497      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[277] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.226      ; 6.497      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[469] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.259      ; 6.530      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[278] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.226      ; 6.497      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[458] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.260      ; 6.531      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[279] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.226      ; 6.497      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[459] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.260      ; 6.531      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[280] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.226      ; 6.497      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[460] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.260      ; 6.531      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[472] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.259      ; 6.530      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[462] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.260      ; 6.531      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[283] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.226      ; 6.497      ;
; 3.030 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[452] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.260      ; 6.531      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[410] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.259      ; 6.531      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[555] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.246      ; 6.518      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[544] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.246      ; 6.518      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[401] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.259      ; 6.531      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[402] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.259      ; 6.531      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[403] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.259      ; 6.531      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[547] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.246      ; 6.518      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[549] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.246      ; 6.518      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[406] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.259      ; 6.531      ;
; 3.031 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[550] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.246      ; 6.518      ;
; 3.032 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[372] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.239      ; 6.512      ;
; 3.032 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[433] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.528      ;
; 3.032 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[375] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.239      ; 6.512      ;
; 3.032 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[377] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.239      ; 6.512      ;
; 3.032 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[473] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.529      ;
; 3.032 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[426] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 6.528      ;
; 3.032 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[55]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.221      ; 6.494      ;
; 3.032 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[476] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.256      ; 6.529      ;
; 3.033 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[228] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.224      ; 6.498      ;
; 3.033 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[230] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.224      ; 6.498      ;
; 3.033 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[376] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.238      ; 6.512      ;
; 3.033 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[234] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.224      ; 6.498      ;
; 3.033 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[379] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.238      ; 6.512      ;
; 3.033 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[381] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.238      ; 6.512      ;
; 3.033 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[214] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.222      ; 6.496      ;
; 3.033 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[238] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.224      ; 6.498      ;
; 3.033 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[382] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.238      ; 6.512      ;
; 3.038 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[660] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.228      ; 6.507      ;
; 3.038 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[662] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.228      ; 6.507      ;
; 3.038 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[664] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.228      ; 6.507      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 42
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
Worst Case Available Settling Time: 38.394 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                        ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                                       ; -124.823 ; -2985.869     ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 13.148   ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 37.378   ; 0.000         ;
; altera_reserved_tck                                                            ; 48.240   ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.093 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.180 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 0.180 ; 0.000         ;
; CLOCK_50                                                                       ; 0.183 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 15.445 ; 0.000         ;
; CLOCK_50                                                                       ; 16.382 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.354 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                            ; 0.674 ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.873 ; 0.000         ;
; CLOCK_50                                                                       ; 1.513 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                       ; 9.236  ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.751  ; 0.000         ;
; CLOCK2_50                                                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                      ; 16.000 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 19.763 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.303 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -124.823 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 144.909    ;
; -124.802 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 144.888    ;
; -124.728 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.794    ;
; -124.728 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 144.814    ;
; -124.719 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.785    ;
; -124.712 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 144.805    ;
; -124.711 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 144.804    ;
; -124.707 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 144.793    ;
; -124.691 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 144.784    ;
; -124.690 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 144.783    ;
; -124.677 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 144.770    ;
; -124.656 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 144.749    ;
; -124.633 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.699    ;
; -124.624 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.690    ;
; -124.617 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.690    ;
; -124.616 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.689    ;
; -124.615 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 144.701    ;
; -124.614 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 144.738    ;
; -124.608 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.681    ;
; -124.607 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.680    ;
; -124.602 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 144.726    ;
; -124.594 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 144.680    ;
; -124.593 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 144.717    ;
; -124.590 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.656    ;
; -124.584 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 144.664    ;
; -124.583 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.649    ;
; -124.582 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.655    ;
; -124.581 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 144.705    ;
; -124.573 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.646    ;
; -124.563 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 144.643    ;
; -124.547 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 144.639    ;
; -124.530 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.596    ;
; -124.526 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 144.618    ;
; -124.523 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 144.624    ;
; -124.520 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.586    ;
; -124.519 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 144.623    ;
; -124.511 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.577    ;
; -124.510 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 144.614    ;
; -124.508 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 144.576    ;
; -124.507 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 144.611    ;
; -124.502 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 144.603    ;
; -124.498 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 144.602    ;
; -124.495 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.561    ;
; -124.489 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 144.549    ;
; -124.488 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.554    ;
; -124.480 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 144.540    ;
; -124.479 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.552    ;
; -124.478 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.551    ;
; -124.472 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.545    ;
; -124.471 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.544    ;
; -124.460 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.526    ;
; -124.452 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 144.524    ;
; -124.446 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 144.517    ;
; -124.444 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.517    ;
; -124.443 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 144.515    ;
; -124.441 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 144.509    ;
; -124.437 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.510    ;
; -124.435 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.501    ;
; -124.428 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 144.509    ;
; -124.425 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 144.496    ;
; -124.422 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 144.523    ;
; -124.419 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 144.500    ;
; -124.419 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.492    ;
; -124.418 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.491    ;
; -124.416 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 144.540    ;
; -124.413 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 144.481    ;
; -124.403 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[145] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 144.457    ;
; -124.402 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 144.495    ;
; -124.401 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 144.502    ;
; -124.397 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 144.472    ;
; -124.396 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 144.471    ;
; -124.395 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 144.519    ;
; -124.384 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.457    ;
; -124.382 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[145] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 144.436    ;
; -124.382 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.448    ;
; -124.381 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[20]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 144.474    ;
; -124.381 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 144.485    ;
; -124.375 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[15]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.441    ;
; -124.374 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 144.478    ;
; -124.372 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 144.440    ;
; -124.369 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 144.473    ;
; -124.365 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 144.431    ;
; -124.364 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 144.243    ;
; -124.364 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 144.243    ;
; -124.363 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[40]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 144.464    ;
; -124.362 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 144.466    ;
; -124.362 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 144.437    ;
; -124.351 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 144.402    ;
; -124.351 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 144.411    ;
; -124.349 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.422    ;
; -124.348 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 144.421    ;
; -124.346 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[17]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 144.414    ;
; -124.344 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 144.404    ;
; -124.342 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 144.393    ;
; -124.342 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[40]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 144.443    ;
; -124.336 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 144.416    ;
; -124.334 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[55]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 144.212    ;
; -124.330 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[14]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 144.405    ;
; -124.329 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[16]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 144.404    ;
; -124.327 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 144.408    ;
+----------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                      ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 13.148 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 6.806      ;
; 13.148 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 6.812      ;
; 13.154 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 6.800      ;
; 13.157 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 6.803      ;
; 13.181 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 6.779      ;
; 13.190 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 6.770      ;
; 13.193 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 6.756      ;
; 13.195 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 6.754      ;
; 13.199 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 6.750      ;
; 13.201 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 6.748      ;
; 13.257 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 6.696      ;
; 13.263 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 6.690      ;
; 13.265 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 6.695      ;
; 13.274 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 6.686      ;
; 13.279 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 6.670      ;
; 13.285 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 6.664      ;
; 13.287 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 6.666      ;
; 13.296 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 6.657      ;
; 13.299 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 6.661      ;
; 13.306 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.649      ;
; 13.308 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 6.652      ;
; 13.315 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.640      ;
; 13.337 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[6]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.610      ;
; 13.340 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[10] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 6.609      ;
; 13.343 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[6]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.604      ;
; 13.346 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[10] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 6.603      ;
; 13.367 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.588      ;
; 13.376 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.579      ;
; 13.408 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 6.545      ;
; 13.414 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 6.539      ;
; 13.418 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[12] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.537      ;
; 13.424 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[12] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.531      ;
; 13.485 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[7]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.462      ;
; 13.494 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[7]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 6.453      ;
; 13.504 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 6.450      ;
; 13.513 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 6.441      ;
; 13.524 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 6.429      ;
; 13.530 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 6.423      ;
; 13.548 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.394      ;
; 13.557 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.385      ;
; 13.557 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[31] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.385      ;
; 13.566 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[31] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.376      ;
; 13.649 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[30] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.293      ;
; 13.656 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[30] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.286      ;
; 13.669 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.286      ;
; 13.678 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.277      ;
; 13.702 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[29] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.240      ;
; 13.711 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[29] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 6.231      ;
; 13.721 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.234      ;
; 13.730 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.225      ;
; 13.807 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.148      ;
; 13.808 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 6.147      ;
; 13.902 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 6.060      ;
; 13.902 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 6.060      ;
; 13.902 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 6.060      ;
; 13.902 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 6.060      ;
; 13.935 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 6.027      ;
; 13.935 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 6.027      ;
; 13.935 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 6.027      ;
; 13.935 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 6.027      ;
; 13.945 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 6.022      ;
; 13.945 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 6.028      ;
; 13.949 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[5]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.998      ;
; 13.958 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.983      ;
; 13.958 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.983      ;
; 13.958 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.983      ;
; 13.958 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.983      ;
; 13.958 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.983      ;
; 13.958 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.983      ;
; 13.958 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.983      ;
; 13.968 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.999      ;
; 13.968 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 6.005      ;
; 13.974 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[5]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.973      ;
; 13.978 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 5.995      ;
; 13.990 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.972      ;
; 13.991 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.950      ;
; 13.991 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.950      ;
; 13.991 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.950      ;
; 13.991 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.950      ;
; 13.991 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.950      ;
; 13.991 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.950      ;
; 13.991 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.950      ;
; 13.992 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.970      ;
; 14.001 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 5.972      ;
; 14.003 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.948      ;
; 14.003 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.948      ;
; 14.003 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.948      ;
; 14.003 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.948      ;
; 14.006 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.945      ;
; 14.006 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.945      ;
; 14.006 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.945      ;
; 14.006 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.945      ;
; 14.013 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.949      ;
; 14.015 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[11] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.947      ;
; 14.019 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.943      ;
; 14.019 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[51] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.943      ;
; 14.019 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[52] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.943      ;
; 14.019 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[54] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.943      ;
; 14.032 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[4]  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.915      ;
; 14.041 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|Custom_qsys_sdram_controller_input_efifo_module:the_Custom_qsys_sdram_controller_input_efifo_module|entry_0[50] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 5.914      ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 37.378 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.418      ;
; 37.382 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.414      ;
; 37.383 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.413      ;
; 37.384 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.408      ;
; 37.393 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.403      ;
; 37.474 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.190     ; 2.323      ;
; 37.527 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.269      ;
; 37.527 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.269      ;
; 37.527 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.269      ;
; 37.527 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.269      ;
; 37.546 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.250      ;
; 37.557 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.239      ;
; 37.586 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.190     ; 2.211      ;
; 37.586 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.190     ; 2.211      ;
; 37.586 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.190     ; 2.211      ;
; 37.586 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.190     ; 2.211      ;
; 37.586 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.190     ; 2.211      ;
; 37.586 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.190     ; 2.211      ;
; 37.586 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.190     ; 2.211      ;
; 37.617 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.177      ;
; 37.622 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 2.347      ;
; 37.693 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.192     ; 2.102      ;
; 37.694 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.192     ; 2.101      ;
; 37.715 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.192     ; 2.080      ;
; 37.722 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.074      ;
; 37.746 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.191     ; 2.050      ;
; 37.763 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 2.030      ;
; 37.812 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.190     ; 1.985      ;
; 37.821 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 1.972      ;
; 37.828 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.192     ; 1.967      ;
; 37.828 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 1.965      ;
; 37.836 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.192     ; 1.959      ;
; 37.840 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.954      ;
; 37.842 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 1.951      ;
; 37.843 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.951      ;
; 37.853 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 1.940      ;
; 37.854 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.940      ;
; 37.861 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.933      ;
; 37.862 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.192     ; 1.933      ;
; 37.890 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 1.903      ;
; 37.915 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.879      ;
; 37.919 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 1.874      ;
; 37.931 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.863      ;
; 37.942 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.852      ;
; 37.951 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.843      ;
; 37.992 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 1.801      ;
; 38.011 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.783      ;
; 38.124 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 1.818      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.783      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.759      ;
; 38.187 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.759      ;
; 38.282 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 1.660      ;
; 38.317 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.629      ;
; 38.331 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 1.611      ;
; 38.352 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.594      ;
; 38.367 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.577      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.576      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.552      ;
; 38.394 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.550      ;
; 38.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.550      ;
; 38.423 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.524      ;
; 38.452 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 1.493      ;
; 38.452 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 1.493      ;
; 38.452 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 1.493      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.240 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.187      ;
; 48.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.960      ;
; 48.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.960      ;
; 48.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.943      ;
; 48.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.885      ;
; 48.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.794      ;
; 48.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.473      ; 1.818      ;
; 48.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.730      ;
; 48.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.691      ;
; 48.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.642      ;
; 48.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.513      ;
; 48.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.464      ;
; 49.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.335      ;
; 49.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.317      ;
; 49.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.235      ;
; 49.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.471      ; 1.203      ;
; 49.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.885      ;
; 49.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.778      ;
; 49.833 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 0.587      ;
; 97.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.920      ;
; 97.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.889      ;
; 97.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.807      ;
; 97.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.807      ;
; 97.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.805      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.803      ;
; 97.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.794      ;
; 97.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.793      ;
; 97.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.790      ;
; 97.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.736      ;
; 97.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.632      ;
; 97.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.606      ;
; 97.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.579      ;
; 97.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.579      ;
; 97.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.579      ;
; 97.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.551      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.532      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.532      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.532      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.532      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.532      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.532      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.532      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.532      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.532      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.549      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.520      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.506      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.506      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.506      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.506      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.506      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.506      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.506      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.506      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.506      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.492      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.492      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.492      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.492      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.492      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.492      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.492      ;
; 97.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.475      ;
; 97.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.475      ;
; 97.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.475      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.476      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.476      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.476      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.476      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.476      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.476      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.476      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.476      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.476      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.458      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.457      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.457      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.459      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.459      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.459      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.459      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.459      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.459      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.459      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.459      ;
; 97.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.459      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.449      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.449      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.449      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.452      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.452      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.426      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.401      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.401      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.391      ;
; 97.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.391      ;
; 97.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.351      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.305      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.310      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.292      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.432      ;
; 0.095 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.433      ;
; 0.111 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.449      ;
; 0.112 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.450      ;
; 0.116 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.454      ;
; 0.138 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.465      ;
; 0.139 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[5]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.466      ;
; 0.140 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.141 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.468      ;
; 0.142 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.477      ;
; 0.142 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.469      ;
; 0.142 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[5]                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.468      ;
; 0.143 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.478      ;
; 0.144 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.476      ;
; 0.146 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[2]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[3]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|writedata[1]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem|Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.481      ;
; 0.147 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|startofpacket                                                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_datain_reg0                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|writedata[22]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem|Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a16~porta_datain_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[1]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[4]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[1]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.150 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|writedata[26]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem|Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a16~porta_datain_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.152 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.153 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.486      ;
; 0.154 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|writedata[0]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Custom_qsys_nios2_gen2_0_cpu_nios2_ocimem|Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Custom_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.490      ;
; 0.156 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.491      ;
; 0.157 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[0]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.493      ;
; 0.159 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.495      ;
; 0.160 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[0]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.163 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.498      ;
; 0.163 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.498      ;
; 0.164 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a3~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.486      ;
; 0.167 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.169 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_b_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.171 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.500      ;
; 0.173 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.176 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gu82:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.512      ;
; 0.176 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gu82:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.514      ;
; 0.177 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.504      ;
; 0.179 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                                                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a3~porta_address_reg0                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.501      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.010000000                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_state.010000000                                                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                            ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_rgb_resampler:vga_pixel_rgb_resampler|slave_readdata[2]                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_rgb_resampler:vga_pixel_rgb_resampler|slave_readdata[2]                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                            ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[1]                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[1]                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[2]                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[2]                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[3]                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[3]                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[4]                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[4]                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[5]                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[5]                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[6]                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[6]                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[7]                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|low_addressa[7]                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|full_dff                                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|full_dff                                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[16]                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[16]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|dffe_nae                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|dffe_nae                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|low_addressa[6]                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|low_addressa[6]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.186 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.357      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.382      ;
; 0.255 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.379      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.270 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.396      ;
; 0.270 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.398      ;
; 0.272 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.401      ;
; 0.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.407      ;
; 0.288 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.417      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.180 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_HS                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 0.486      ;
; 0.200 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.204 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 0.499      ;
; 0.211 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 0.506      ;
; 0.213 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 0.508      ;
; 0.229 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.355      ;
; 0.236 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.362      ;
; 0.241 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.367      ;
; 0.243 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.369      ;
; 0.245 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.371      ;
; 0.246 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.373      ;
; 0.252 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.376      ;
; 0.254 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.387      ;
; 0.256 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.380      ;
; 0.257 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.381      ;
; 0.257 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_BLANK                                                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.381      ;
; 0.258 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.382      ;
; 0.260 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.390      ;
; 0.269 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.393      ;
; 0.271 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.396      ;
; 0.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.399      ;
; 0.292 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.417      ;
; 0.294 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.420      ;
; 0.297 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.423      ;
; 0.298 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.425      ;
; 0.302 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.433      ;
; 0.307 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.435      ;
; 0.311 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.437      ;
; 0.311 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.438      ;
; 0.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.440      ;
; 0.315 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 0.611      ;
; 0.316 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.441      ;
; 0.318 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.443      ;
; 0.319 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.444      ;
; 0.339 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.464      ;
; 0.343 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.469      ;
; 0.344 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.470      ;
; 0.346 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.471      ;
; 0.349 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.475      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[0]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[1]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[2]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[3]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[4]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[5]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[6]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[8]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[7]                                                   ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_buffer:hrvb1|HRV_temp[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; i2c_master:i2c|scl_ena                                                                                                         ; i2c_master:i2c|scl_ena                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; MAX30102_driver:driver|data_wr[7]                                                                                              ; MAX30102_driver:driver|data_wr[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; MAX30102_driver:driver|data_wr[6]                                                                                              ; MAX30102_driver:driver|data_wr[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; MAX30102_driver:driver|data_wr[4]                                                                                              ; MAX30102_driver:driver|data_wr[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|data_rx[5]                                                                                                      ; i2c_master:i2c|data_rx[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|data_rx[6]                                                                                                      ; i2c_master:i2c|data_rx[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|data_rx[7]                                                                                                      ; i2c_master:i2c|data_rx[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; MAX30102_driver:driver|num_data_available[0]                                                                                   ; MAX30102_driver:driver|num_data_available[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; MAX30102_driver:driver|set_registers_next.send_fifo_reg                                                                        ; MAX30102_driver:driver|set_registers_next.send_fifo_reg                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; MAX30102_driver:driver|set_registers_next.send_led_pulse_reg                                                                   ; MAX30102_driver:driver|set_registers_next.send_led_pulse_reg                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; MAX30102_driver:driver|set_registers_next.send_reset_reg                                                                       ; MAX30102_driver:driver|set_registers_next.send_reset_reg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; MAX30102_driver:driver|registers_set                                                                                           ; MAX30102_driver:driver|registers_set                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|state.wr                                                                                                        ; i2c_master:i2c|state.wr                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|bit_cnt[1]                                                                                                      ; i2c_master:i2c|bit_cnt[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|data_rx[4]                                                                                                      ; i2c_master:i2c|data_rx[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|data_rx[0]                                                                                                      ; i2c_master:i2c|data_rx[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|state.command                                                                                                   ; i2c_master:i2c|state.command                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|data_rx[3]                                                                                                      ; i2c_master:i2c|data_rx[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|data_rx[2]                                                                                                      ; i2c_master:i2c|data_rx[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|data_rx[1]                                                                                                      ; i2c_master:i2c|data_rx[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|state.ready                                                                                                     ; i2c_master:i2c|state.ready                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_master:i2c|stretch                                                                                                         ; i2c_master:i2c|stretch                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|polling_next.read_wr_ptr_data                                                                           ; MAX30102_driver:driver|polling_next.read_wr_ptr_data                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|get_data_next.write_fifo_data_reg                                                                       ; MAX30102_driver:driver|get_data_next.write_fifo_data_reg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|get_data_next.send_read_request                                                                         ; MAX30102_driver:driver|get_data_next.send_read_request                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|get_data_next.output_data                                                                               ; MAX30102_driver:driver|get_data_next.output_data                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|data_available                                                                                          ; MAX30102_driver:driver|data_available                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|get_data_next.disable                                                                                   ; MAX30102_driver:driver|get_data_next.disable                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|get_data_next.wait_for_data                                                                             ; MAX30102_driver:driver|get_data_next.wait_for_data                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|get_data_next.read_data                                                                                 ; MAX30102_driver:driver|get_data_next.read_data                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|rw                                                                                                      ; MAX30102_driver:driver|rw                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|ena                                                                                                     ; MAX30102_driver:driver|ena                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MAX30102_driver:driver|state.set_registers                                                                                     ; MAX30102_driver:driver|state.set_registers                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.190 ; MAX30102_driver:driver|output_temp[9]                                                                                          ; MAX30102_driver:driver|data_sample[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; MAX30102_driver:driver|output_temp[7]                                                                                          ; MAX30102_driver:driver|data_sample[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; MAX30102_driver:driver|output_temp[11]                                                                                         ; MAX30102_driver:driver|data_sample[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; MAX30102_driver:driver|output_temp[10]                                                                                         ; MAX30102_driver:driver|data_sample[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; MAX30102_driver:driver|output_temp[3]                                                                                          ; MAX30102_driver:driver|data_sample[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; MAX30102_driver:driver|output_temp[4]                                                                                          ; MAX30102_driver:driver|data_sample[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; i2c_master:i2c|data_rx[6]                                                                                                      ; i2c_master:i2c|data_rd[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; i2c_master:i2c|bit_cnt[0]                                                                                                      ; i2c_master:i2c|bit_cnt[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; i2c_master:i2c|data_rx[2]                                                                                                      ; i2c_master:i2c|data_rd[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; i2c_master:i2c|data_rx[3]                                                                                                      ; i2c_master:i2c|data_rd[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; MAX30102_driver:driver|output_temp[13]                                                                                         ; MAX30102_driver:driver|data_sample[13]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; MAX30102_driver:driver|output_temp[8]                                                                                          ; MAX30102_driver:driver|data_sample[8]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; MAX30102_driver:driver|output_temp[1]                                                                                          ; MAX30102_driver:driver|data_sample[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; MAX30102_driver:driver|output_temp[2]                                                                                          ; MAX30102_driver:driver|data_sample[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; i2c_master:i2c|data_rx[5]                                                                                                      ; i2c_master:i2c|data_rd[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; MAX30102_driver:driver|output_temp[6]                                                                                          ; MAX30102_driver:driver|data_sample[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; MAX30102_driver:driver|output_temp[5]                                                                                          ; MAX30102_driver:driver|data_sample[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; i2c_master:i2c|data_rx[1]                                                                                                      ; i2c_master:i2c|data_rd[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.201 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                     ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                     ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; MAX30102_driver:driver|set_registers_next.send_spo_data                                                                        ; MAX30102_driver:driver|set_registers_next.disable                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.325      ;
; 0.207 ; i2c_master:i2c|state.rd                                                                                                        ; i2c_master:i2c|state.mstr_ack                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.330      ;
; 0.222 ; MAX30102_driver:driver|set_registers_next.send_fifo_reg                                                                        ; MAX30102_driver:driver|set_registers_next.send_led_pulse_data1                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.345      ;
; 0.256 ; MAX30102_driver:driver|data_available                                                                                          ; MAX30102_driver:driver|state.polling                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.378      ;
; 0.257 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[14]                               ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[14]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.384      ;
; 0.257 ; MAX30102_driver:driver|output_temp[14]                                                                                         ; MAX30102_driver:driver|data_sample[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.382      ;
; 0.258 ; MAX30102_driver:driver|data_available                                                                                          ; MAX30102_driver:driver|state.get_data                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.380      ;
; 0.263 ; i2c_master:i2c|data_rx[7]                                                                                                      ; i2c_master:i2c|data_rd[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.386      ;
; 0.264 ; MAX30102_driver:driver|output_temp[0]                                                                                          ; MAX30102_driver:driver|data_sample[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; MAX30102_driver:driver|wr_ptr[0]                                                                                               ; MAX30102_driver:driver|rd_ptr[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; MAX30102_driver:driver|wr_ptr[2]                                                                                               ; MAX30102_driver:driver|rd_ptr[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; i2c_master:i2c|data_rx[4]                                                                                                      ; i2c_master:i2c|data_rd[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; MAX30102_driver:driver|output_temp[12]                                                                                         ; MAX30102_driver:driver|data_sample[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.388      ;
; 0.266 ; MAX30102_driver:driver|set_registers_next.finished                                                                             ; MAX30102_driver:driver|set_registers_next.send_reset_reg                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[478] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[490] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; i2c_master:i2c|data_rx[0]                                                                                                      ; i2c_master:i2c|data_rd[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.390      ;
; 0.268 ; MAX30102_driver:driver|output_temp[15]                                                                                         ; MAX30102_driver:driver|data_sample[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; MAX30102_driver:driver|set_registers_next.send_led_pulse_data2                                                                 ; MAX30102_driver:driver|set_registers_next.finished                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.391      ;
; 0.269 ; i2c_master:i2c|state.start                                                                                                     ; i2c_master:i2c|busy                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.392      ;
; 0.272 ; i2c_master:i2c|bit_cnt[2]                                                                                                      ; i2c_master:i2c|state.slv_ack2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.395      ;
; 0.273 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[670] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[682] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; i2c_master:i2c|state.command                                                                                                   ; i2c_master:i2c|state.slv_ack1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[428] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[440] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.402      ;
; 0.276 ; i2c_master:i2c|state.start                                                                                                     ; i2c_master:i2c|state.command                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.399      ;
; 0.276 ; MAX30102_driver:driver|state.set_registers                                                                                     ; MAX30102_driver:driver|state.get_data                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.398      ;
; 0.277 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[427] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[439] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[380] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[392] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.403      ;
; 0.279 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[454] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[466] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.405      ;
; 0.280 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[325] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[337] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.405      ;
; 0.284 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[505] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[517] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.410      ;
; 0.289 ; MAX30102_driver:driver|get_data_next.send_read_request                                                                         ; MAX30102_driver:driver|get_data_next.wait_for_data                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.409      ;
; 0.290 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[466] ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[478] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.416      ;
; 0.292 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[9]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[9]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[11]                               ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[11]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.294 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[8]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[8]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.421      ;
; 0.298 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[3]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[1]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[5]                                ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|count[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 15.445 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[3]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.402      ;
; 15.445 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[2]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.383      ;
; 15.445 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[22]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.395      ;
; 15.445 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[17]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.383      ;
; 15.445 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[16]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.395      ;
; 15.445 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[3]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.402      ;
; 15.446 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[20]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.391      ;
; 15.446 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[19]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.391      ;
; 15.447 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[16]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 4.337      ;
; 15.447 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[17]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 4.325      ;
; 15.447 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[22]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 4.337      ;
; 15.448 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[19]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 4.333      ;
; 15.448 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[20]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 4.333      ;
; 15.453 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[23]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 4.380      ;
; 15.453 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[18]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.392      ;
; 15.455 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[21]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 4.353      ;
; 15.455 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[18]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 4.334      ;
; 15.455 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[23]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 4.322      ;
; 15.457 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[21]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 4.295      ;
; 15.459 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[0]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.409      ;
; 15.459 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[31]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.409      ;
; 15.459 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[29]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.413      ;
; 15.459 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[4]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 4.407      ;
; 15.459 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[2]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 4.407      ;
; 15.459 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[10]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.413      ;
; 15.460 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[24]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.387      ;
; 15.460 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[15]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.387      ;
; 15.460 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[9]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.387      ;
; 15.460 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[8]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.387      ;
; 15.460 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[3]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.393      ;
; 15.460 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[11]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.387      ;
; 15.461 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[6]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.403      ;
; 15.461 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[5]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.403      ;
; 15.461 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[1]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.413      ;
; 15.461 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[29]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 4.355      ;
; 15.461 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[31]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 4.351      ;
; 15.461 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[4]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 4.349      ;
; 15.461 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[2]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 4.349      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[1]                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.364      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[13]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.381      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[8]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.376      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[6]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.376      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[5]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.381      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[12]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.381      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[9]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 4.329      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[24]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 4.329      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[15]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 4.329      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[8]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 4.329      ;
; 15.462 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[3]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 4.335      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[14]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 4.370      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[11]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.356      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[0]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 4.370      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[9]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 4.370      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[4]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.356      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[2]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 4.349      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[1]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.356      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[0]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 4.349      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[6]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 4.345      ;
; 15.463 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[5]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 4.345      ;
; 15.464 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[13]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 4.323      ;
; 15.465 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[11]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 4.298      ;
; 15.465 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[14]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 4.312      ;
; 15.465 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[0]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 4.312      ;
; 15.468 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[12]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.392      ;
; 15.468 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[10]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.392      ;
; 15.468 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[1]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 4.389      ;
; 15.468 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[7]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.385      ;
; 15.469 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[27]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.406      ;
; 15.469 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[26]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.406      ;
; 15.469 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[25]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.406      ;
; 15.470 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[30]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.405      ;
; 15.470 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[28]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.405      ;
; 15.470 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[7]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.405      ;
; 15.470 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[0]                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.405      ;
; 15.470 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[12]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 4.334      ;
; 15.470 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[10]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 4.334      ;
; 15.470 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[1]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 4.331      ;
; 15.471 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[25]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.348      ;
; 15.471 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[26]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.348      ;
; 15.471 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[27]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.348      ;
; 15.472 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[7]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.347      ;
; 15.472 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[30]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.347      ;
; 15.472 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[28]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.347      ;
; 15.479 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_009:cmd_mux_009|packet_in_progress                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 4.463      ;
; 15.497 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][19]                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.438      ;
; 15.497 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_1_agent_rsp_fifo|mem[1][93]                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.438      ;
; 15.498 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 4.440      ;
; 15.498 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 4.440      ;
; 15.508 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[4]                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 4.434      ;
; 15.546 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_22                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.274      ;
; 15.546 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_17                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 4.262      ;
; 15.546 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_16                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.274      ;
; 15.547 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_20                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.270      ;
; 15.547 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_19                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.270      ;
; 15.554 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_23                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 4.259      ;
; 15.554 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_18                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.271      ;
; 15.556 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_21                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 4.232      ;
; 15.560 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_29                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.292      ;
; 15.560 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.286      ;
; 15.560 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.286      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.382 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 0.725      ; 4.250      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[0]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[1]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[2]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[3]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[4]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[5]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[6]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[7]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[8]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[9]                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[10]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[11]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[12]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[13]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[14]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|count[15]                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.235      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[492] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[506] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[507] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[496] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[508] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[497] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[509] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[510] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[511] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[512] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[513] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[502] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.140 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[514] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.244      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[0]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.439      ; 4.205      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[84]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[324] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.448      ; 4.214      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[612] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.457      ; 4.223      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[636] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.457      ; 4.223      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[648] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[1]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[85]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[145] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 4.242      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[313] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[589] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.453      ; 4.219      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[613] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.457      ; 4.223      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[637] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.457      ; 4.223      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[649] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[2]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.439      ; 4.205      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[86]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[314] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[338] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.448      ; 4.214      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[638] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.457      ; 4.223      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[650] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[3]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[87]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[147] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 4.242      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[315] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[591] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.453      ; 4.219      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[639] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.457      ; 4.223      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[651] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[4]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[52]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.439      ; 4.205      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[88]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[316] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[652] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[5]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[89]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[149] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 4.242      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[317] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[593] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.453      ; 4.219      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[641] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.457      ; 4.223      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[653] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[6]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[54]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.439      ; 4.205      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[90]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[318] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[594] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.453      ; 4.219      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[642] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[7]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[91]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[151] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 4.242      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[319] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[595] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.453      ; 4.219      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[643] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[655] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[8]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[56]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.439      ; 4.205      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[92]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[320] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[644] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.457      ; 4.223      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[656] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[9]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[93]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[153] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 4.242      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[309] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[321] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[597] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.453      ; 4.219      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[657] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[10]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.458      ; 4.224      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[94]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.455      ; 4.221      ;
; 17.141 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[322] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.447      ; 4.213      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.085      ;
; 49.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.904      ;
; 98.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.454      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.290      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.215      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.199      ;
; 98.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.164      ;
; 98.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.164      ;
; 98.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.164      ;
; 98.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.164      ;
; 98.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.164      ;
; 98.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.164      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.086      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.086      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.078      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.078      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.094      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.062      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.046      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.046      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.046      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.046      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.046      ;
; 98.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.027      ;
; 99.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.904      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.803      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.910      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.924      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.924      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.924      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.924      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.924      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.919      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.951      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.942      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.942      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.949      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.949      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.903  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.042      ;
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.027      ;
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.027      ;
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.027      ;
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.027      ;
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.027      ;
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.027      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.057      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.095      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.279      ;
; 50.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.533      ; 0.803      ;
; 50.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.541      ; 0.943      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.873 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 0.888 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.025      ;
; 1.069 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_channel[1]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.207      ;
; 1.069 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_dest_id[0]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.207      ;
; 1.075 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|has_pending_responses       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.213      ;
; 1.075 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|pending_response_count[0]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.213      ;
; 1.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent|hold_waitrequest                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.656      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.378      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.378      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.377      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.384      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.384      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.369      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.378      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_valid                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.378      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.378      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.378      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.370      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.370      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.370      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.370      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.370      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.378      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.384      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.384      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.381      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.381      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.381      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.370      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.384      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.386      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.386      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.385      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.385      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.385      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_break                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.368      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.369      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|has_pending_responses                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|pending_response_count[2]                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|pending_response_count[0]                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|pending_response_count[1]                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.382      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|last_dest_id[0]                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.387      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|last_dest_id[1]                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.388      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|last_dest_id[2]                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.387      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|byteen_reg[0]                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.375      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|byteen_reg[1]                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.375      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[5]                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.375      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[7]                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.372      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[8]                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.375      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[10]                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.372      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[11]                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.372      ;
; 2.229 ; Custom_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[12]                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.372      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.513 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[522] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.013      ; 3.680      ;
; 1.513 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[523] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.013      ; 3.680      ;
; 1.513 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[526] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.013      ; 3.680      ;
; 1.520 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[229] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.986      ; 3.660      ;
; 1.520 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[349] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.997      ; 3.671      ;
; 1.520 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[206] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.661      ;
; 1.520 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[208] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.661      ;
; 1.520 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[209] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.661      ;
; 1.520 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[212] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.661      ;
; 1.520 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[357] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.997      ; 3.671      ;
; 1.520 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[369] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.997      ; 3.671      ;
; 1.520 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[358] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.997      ; 3.671      ;
; 1.521 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[253] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.992      ; 3.667      ;
; 1.521 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[254] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.992      ; 3.667      ;
; 1.521 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[255] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.992      ; 3.667      ;
; 1.521 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[268] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.992      ; 3.667      ;
; 1.521 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[269] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.992      ; 3.667      ;
; 1.521 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[271] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.992      ; 3.667      ;
; 1.522 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[493] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.004      ; 3.680      ;
; 1.522 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[494] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.004      ; 3.680      ;
; 1.522 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[518] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.004      ; 3.680      ;
; 1.522 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[495] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.004      ; 3.680      ;
; 1.522 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[519] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.004      ; 3.680      ;
; 1.522 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[499] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.004      ; 3.680      ;
; 1.522 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[500] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.004      ; 3.680      ;
; 1.524 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[120] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.998      ; 3.676      ;
; 1.524 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[122] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.998      ; 3.676      ;
; 1.524 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[521] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.002      ; 3.680      ;
; 1.524 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[524] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.002      ; 3.680      ;
; 1.524 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[525] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.002      ; 3.680      ;
; 1.525 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[103] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.988      ; 3.667      ;
; 1.525 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[105] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.988      ; 3.667      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[396] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.010      ; 3.693      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[397] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.010      ; 3.693      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[410] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.009      ; 3.692      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[399] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.010      ; 3.693      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[687] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.996      ; 3.679      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[400] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.010      ; 3.693      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[401] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.009      ; 3.692      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[402] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.009      ; 3.692      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[403] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.009      ; 3.692      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[691] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.996      ; 3.679      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[404] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.010      ; 3.693      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[405] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.010      ; 3.693      ;
; 1.529 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[406] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.009      ; 3.692      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[348] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.671      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[433] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.007      ; 3.691      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[469] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.008      ; 3.692      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[541] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.994      ; 3.678      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[565] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.994      ; 3.678      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[350] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.671      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[458] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.008      ; 3.692      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[351] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.671      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[459] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.008      ; 3.692      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[543] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.994      ; 3.678      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[460] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.008      ; 3.692      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[472] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.008      ; 3.692      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[568] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.994      ; 3.678      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[353] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.671      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[473] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.007      ; 3.691      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[545] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.994      ; 3.678      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[354] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.671      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[426] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.007      ; 3.691      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[462] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.008      ; 3.692      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[355] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.987      ; 3.671      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[452] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.008      ; 3.692      ;
; 1.530 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[476] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.007      ; 3.691      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[228] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.975      ; 3.660      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[372] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.990      ; 3.675      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[277] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.978      ; 3.663      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[230] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.975      ; 3.660      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[278] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.978      ; 3.663      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[279] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.978      ; 3.663      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[375] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.990      ; 3.675      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[555] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.993      ; 3.678      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[280] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.978      ; 3.663      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[376] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.990      ; 3.675      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[544] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.993      ; 3.678      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[281] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.979      ; 3.664      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[377] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.990      ; 3.675      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[569] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.993      ; 3.678      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[234] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.975      ; 3.660      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[282] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.979      ; 3.664      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[283] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.978      ; 3.663      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[379] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.990      ; 3.675      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[547] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.993      ; 3.678      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[571] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.993      ; 3.678      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[284] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.979      ; 3.664      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[381] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.990      ; 3.675      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[549] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.993      ; 3.678      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[573] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.993      ; 3.678      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[214] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.974      ; 3.659      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[238] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.975      ; 3.660      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[382] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.990      ; 3.675      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[550] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.993      ; 3.678      ;
; 1.531 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[574] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.993      ; 3.678      ;
; 1.532 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[55]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.974      ; 3.660      ;
; 1.536 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[504] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.003      ; 3.693      ;
; 1.536 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[172] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.984      ; 3.674      ;
; 1.536 ; Custom_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[498] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.003      ; 3.693      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 42
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
Worst Case Available Settling Time: 39.122 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+---------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                ; -275.609  ; 0.093 ; 11.733   ; 0.674   ; 9.236               ;
;  CLOCK2_50                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                       ; -275.609  ; 0.183 ; 13.650   ; 1.513   ; 9.236               ;
;  altera_reserved_tck                                                            ; 45.881    ; 0.180 ; 48.048   ; 0.674   ; 49.303              ;
;  u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 5.864     ; 0.093 ; 11.733   ; 0.873   ; 9.685               ;
;  u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 34.139    ; 0.180 ; N/A      ; N/A     ; 19.684              ;
; Design-wide TNS                                                                 ; -6647.372 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                       ; -6647.372 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                            ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_BLANK_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_SYNC_N              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_HS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 1514         ; 0          ; 37       ; 2        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                            ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                       ; CLOCK_50                                                                       ; > 2147483647 ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50                                                                       ; 33           ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9            ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 536336       ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 8            ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 8            ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 907          ; 0          ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 1514         ; 0          ; 37       ; 2        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                            ; false path   ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                       ; CLOCK_50                                                                       ; > 2147483647 ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50                                                                       ; 33           ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9            ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 536336       ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 8            ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 8            ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 907          ; 0          ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 67       ; 0        ; 2        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50                                                                       ; 727      ; 0        ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 1093     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 67       ; 0        ; 2        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; CLOCK_50                                                                       ; 727      ; 0        ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 1093     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 58    ; 58   ;
; Unconstrained Input Port Paths  ; 257   ; 257  ;
; Unconstrained Output Ports      ; 130   ; 130  ;
; Unconstrained Output Port Paths ; 198   ; 198  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                     ; Clock                                                                          ; Type      ; Status        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+---------------+
; CLOCK2_50                                                                                  ; CLOCK2_50                                                                      ; Base      ; Constrained   ;
; CLOCK3_50                                                                                  ; CLOCK3_50                                                                      ; Base      ; Constrained   ;
; CLOCK_50                                                                                   ; CLOCK_50                                                                       ; Base      ; Constrained   ;
; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp ;                                                                                ; Base      ; Unconstrained ;
; Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp ;                                                                                ; Base      ; Unconstrained ;
; altera_reserved_tck                                                                        ; altera_reserved_tck                                                            ; Base      ; Constrained   ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; Generated ; Constrained   ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Thu Jan 13 23:08:13 2022
Info: Command: quartus_sta Computer_System_custom -c Computer_System_custom
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_vsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top_level.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]} {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/matti/documents/windesheim/vhdl/stressvogel/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/matti/documents/windesheim/vhdl/stressvogel/db/ip/custom_qsys/submodules/altera_reset_controller.sdc'
Warning (332060): Node: Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|RR_timer:rrt1|RR_time[7] is being clocked by Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp
Warning (332060): Node: Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|peak_detector:pd1|peak_detected is being clocked by Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -275.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -275.609           -6647.372 CLOCK_50 
    Info (332119):     5.864               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    34.139               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    45.881               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.402               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.404               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 11.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.733               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    13.650               0.000 CLOCK_50 
    Info (332119):    48.048               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.400               0.000 altera_reserved_tck 
    Info (332119):     1.798               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     3.190               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.645               0.000 CLOCK_50 
    Info (332119):     9.693               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.695               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.549               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 42 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 42
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
    Info (332114): Worst Case Available Settling Time: 38.211 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|RR_timer:rrt1|RR_time[7] is being clocked by Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp
Warning (332060): Node: Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|peak_detector:pd1|peak_detected is being clocked by Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -249.319
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -249.319           -5978.767 CLOCK_50 
    Info (332119):     7.076               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    34.674               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    46.272               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.286               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.354               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.356               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 12.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.528               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    14.163               0.000 CLOCK_50 
    Info (332119):    48.353               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.282               0.000 altera_reserved_tck 
    Info (332119):     1.655               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     2.988               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.587               0.000 CLOCK_50 
    Info (332119):     9.685               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.684               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.480               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 42 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 42
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
    Info (332114): Worst Case Available Settling Time: 38.394 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|RR_timer:rrt1|RR_time[7] is being clocked by Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp
Warning (332060): Node: Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|peak_detector:pd1|peak_detected is being clocked by Custom_qsys:u0|HRV_Avalon:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -124.823
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -124.823           -2985.869 CLOCK_50 
    Info (332119):    13.148               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    37.378               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    48.240               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.180               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.183               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.445               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    16.382               0.000 CLOCK_50 
    Info (332119):    49.354               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.674               0.000 altera_reserved_tck 
    Info (332119):     0.873               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     1.513               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.236               0.000 CLOCK_50 
    Info (332119):     9.751               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.763               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.303               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 42 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 42
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
    Info (332114): Worst Case Available Settling Time: 39.122 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 6062 megabytes
    Info: Processing ended: Thu Jan 13 23:09:09 2022
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:18


