#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec  8 13:37:40 2022
# Process ID: 11596
# Current directory: C:/Users/mbakst/Desktop/Lab 8/mulitiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12160 C:\Users\mbakst\Desktop\Lab 8\mulitiplier\mulitiplier.xpr
# Log file: C:/Users/mbakst/Desktop/Lab 8/mulitiplier/vivado.log
# Journal file: C:/Users/mbakst/Desktop/Lab 8/mulitiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.xpr}
INFO: [Project 1-313] Project file moved from 'E:/ENEE245 Verilog code/Lab 8/mulitiplier' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Dec  8 13:38:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 854.422 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Thu Dec  8 13:39:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 865.383 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_booth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/booth_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth_mult
WARNING: [VRFC 10-3676] redeclaration of ansi port 'contrib' is not allowed [C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/booth_mult.v:6]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'add' is not allowed [C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/booth_mult.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_booth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_booth_behav xil_defaultlib.TB_booth xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_booth_behav xil_defaultlib.TB_booth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'add' [C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_booth.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth_mult
Compiling module xil_defaultlib.TB_booth
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_booth_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 865.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_booth_behav -key {Behavioral:sim_1:Functional:TB_booth} -tclbatch {TB_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 927.926 ; gain = 62.543
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec  8 13:40:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 927.926 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 927.926 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A74DA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec  8 13:43:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2189.633 ; gain = 8.387
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2439.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2440.402 ; gain = 250.770
INFO: [Common 17-344] 'open_run' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.runs/synth_1

close_hw_manager
launch_runs synth_1 -jobs 8
[Thu Dec  8 13:46:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2444.309 ; gain = 0.434
launch_runs impl_1 -jobs 8
[Thu Dec  8 13:47:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2444.930 ; gain = 0.621
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec  8 13:49:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2445.434 ; gain = 0.328
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2445.434 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A74DA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec  8 13:51:16 2022] Launched impl_1...
Run output will be captured here: C:/Users/mbakst/Desktop/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2459.426 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3120.895 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3120.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3120.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3278.492 ; gain = 819.066
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3321.242 ; gain = 5.934
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 13:57:10 2022...
