<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="APP_UART" id="APP_UART">
  
  
  <register acronym="SCIGCR0" description="The SCIGCR0 register defines the module reset" id="SCIGCR0" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="RESERVED" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="GIO reset" end="0" id="RESET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIGCR1" description="The SCIGCR1 register defines the frame format, protocol, and communication mode used by the SCI" id="SCIGCR1" offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved" end="26" id="RESERVED4" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Data is transferred from SCITD to SCITXSHF only when the TXENA bit is set" end="25" id="TXENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Allows the receiver to transfer data from the shift buffer to the receive buffer" end="24" id="RXENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="18" id="RESERVED3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description="This bit has an effect only when a program is being debugged with an emulator, and it  determines how the SCI operates when the program is suspended" end="17" id="CONT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Enable bit for loopback mode" end="16" id="LOOP_BACK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="10" id="RESERVED2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description="When the POWERDOWN bit is set, the SCI attempts to enter local low-power mode" end="9" id="POWERDOWN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="In a multiprocessor configuration, this bit controls the receive sleep function. Clearing this  bit brings the SCI out of sleep mode" end="8" id="SLEEP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Software reset (active low)" end="7" id="SW_nRESET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Reserved" end="6" id="RESERVED1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="SCI internal clock enable" end="5" id="CLOCK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="SCI number of stop bits" end="4" id="STOP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="SCI parity odd/even selection" end="3" id="PARITY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="SCI parity enable" end="2" id="PARITY_ENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="SCI timing mode bit (0=Isosynchronous timing,1=Asynchronous timing)" end="1" id="TIMING_MODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SCI communication mode bit (0=Idle-line mode, 1=Address-bit mode)" end="0" id="COMM_MODE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RESERVED1" description="Reserved" id="RESERVED1" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RESERVED" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="SCISETINT" description="SCI Set Interrupt Register" id="SCISETINT" offset="0xC" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="RESERVED4" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description="Set Framing-Error Interrupt User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="26" id="SET_FE_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Set Overrun-Error Interrupt User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="25" id="SET_OE_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Set Parity Interrupt User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="24" id="SET_PE_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="19" id="RESERVED3" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="18" description="Determines if a separate interrupt is generated for the address frames sent in multiprocessor communications User and privilege mode (read): 0 = DMA request is disabled for address frames (RX interrupt request is enabled for address frames) 1 = DMA request is enabled for address and data frames  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable DMA request for address and data frames" end="18" id="SET_RX_DMA_ALL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="To select receiver DMA requests, this bit must be set. If it is cleared, interrupt requests are generated depending on bit SCISETINT.9 User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled  Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable DMA request" end="17" id="SET_RX_DMA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="To select DMA requests for the transmitter, this bit must be set. If it is cleared, interrupt requests are generated depending on SET TX INT bit (SCISETINT.8) User and privilege mode (read): 0 = TX interrupt request selected 1 = TX DMA request selected  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="16" id="SET_TX_DMA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="10" id="RESERVED2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description="Receiver interrupt enable:Setting this bit enables the SCI to generate a receive interrupt after a frame has been completely received and the data is being transferred from SCIRXSHF to SCIRD. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="9" id="SET_RX_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Set Transmitter interrupt. Setting this bit enables the SCI to generate a transmit interrupt as data is being transferred from SCITD to SCITXSHF and the TXRDY bit is being set. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="8" id="SET_TX_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="2" id="RESERVED1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description="Set Wake-up interrupt User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="1" id="SET_WAKEUP_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Set Break-detect interrupt. Setting this bit enables the SCI to generate an error interrupt if a break condition is detected on the SCIRX pin. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="0" id="SET_BRKDT_INT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCICLEARINT" description="SCI Clear Interrupt Register" id="SCICLEARINT" offset="0x10" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="RESERVED4" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description="Clear Framing-Error Interrupt: Setting this bit disables the SCI module to generate an interrupt when there is a Framing error. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="26" id="CLR_FE_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Clear Overrun-Error Interrupt. This bit disables the SCI overrun interrupt when set. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="25" id="CLR_OE_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Clear Parity Interrupt. Setting this bit disables the SCI Parity error interrupt. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="24" id="CLR_PE_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="19" id="RESERVED3" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="18" description="User and privilege mode (read): 0 = DMA request is disabled for address frames (RX interrupt request is enabled for address frames). DMA request is enabled for data frames. 1 = DMA request is enabled for address and data frames  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable DMA request for address frames" end="18" id="CLR_RX_DMA_ALL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Clear RX DMA request. This bit disalbes the receive DMA request when set. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable DMA request" end="17" id="CLR_RX_DMA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Clear TX DMA request. This bit disables the transmit DMA request when set. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable DMA request" end="16" id="CLR_TX_DMA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="10" id="RESERVED2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description="Clear Receiver interrupt. This bit disables the receiver interrupt when set. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="9" id="CLR_RX_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Clear Transmitter interrupt. This bit disables the transmitter interrupt when set. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="8" id="CLR_TX_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="2" id="RESERVED1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description="Clear Wake-up interrupt. This bit disables the wakeup interrupt when set. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="1" id="CLR_WAKEUP_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Clear Break-detect interrupt. This bit disables the Break-detect interrupt when set. User and privilege mode (read): 0 = Interrupt is disabled 1 = Interrupt is enabled  User and privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="0" id="CLR_BRKDT_INT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCISETINTLVL" description="SCI Set Interrupt Level Register" id="SCISETINTLVL" offset="0x14" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="RESERVED5" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description="Clear Framing-Error Interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Clear interrupt level to line INT1" end="26" id="SET_FE_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Clear Overrun-Error Interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Clear interrupt level to line INT1" end="25" id="SET_OE_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Clear Parity Error Interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Clear interrupt level to line INT1" end="24" id="SET_PE_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="19" id="RESERVED4" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="18" description=" User and privilege mode (read): 0 = RX interrupt request for address frames mapped to INT0 line. 1 = RX interrupt request for address frames mapped to INT1 line.  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Clear interrupt level to line INT1" end="18" id="SET_RX_DMA_ALL_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved" end="16" id="RESERVED3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="15" id="SET_INC_BR_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Reserved" end="10" id="RESERVED2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="9" description="Clear Receiver interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Clear interrupt level to line INT1" end="9" id="SET_RX_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Clear Transmitter interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Clear interrupt level to line INT1" end="8" id="SET_TX_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="2" id="RESERVED1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description="Clear Wake-up interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Clear interrupt level to line INT1" end="1" id="SET_WAKEUP_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Clear Break-detect interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Clear interrupt level to line INT1" end="0" id="SET_BRKDT_INT_LVL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCICLEARINTLVL" description="SCI Clear Interrupt Level Register" id="SCICLEARINTLVL" offset="0x18" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="RESERVED5" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description="Clear Framing-Error Interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Reset interrupt level to line INT0" end="26" id="CLR_FE_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Clear Framing-Error Interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Reset interrupt level to line INT0" end="25" id="CLR_OE_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Clear Framing-Error Interrupt Level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Reset interrupt level to line INT0" end="24" id="CLR_PE_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="19" id="RESERVED4" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="18" description="Clear receive DMA ALL interrupt level. User and privilege mode (read): 0 = RX interrupt request for address frames is mapped to INT0 line. 1 = RX interrupt request for address frames is mapped to INT1 line.  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged. 1 = Reset interrupt level to line INT0." end="18" id="CLR_RX_DMA_ALL_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved" end="16" id="RESERVED3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="15" description="" end="15" id="CLR_INC_BR_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Reserved" end="10" id="RESERVED2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="9" description="Clear Receiver interrupt level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Reset interrupt level to line INT0" end="9" id="CLR_RX_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Clear Transmitter interrupt level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Reset interrupt level to line INT0" end="8" id="CLR_TX_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="2" id="RESERVED1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description="Clear Wake-up interrupt level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Reset interrupt level to line INT0" end="1" id="CLR_WAKEUP_INT_LVL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Clear Break-detect interrupt level. User and privilege mode (read): 0 = Interrupt level mapped to INT0 line 1 = Interrupt level mapped to INT1 line  User and privilege mode (write): 0 = Leaves the corresponding bit unchanged 1 = Reset interrupt level to line INT0" end="0" id="CLR_BRKDT_INT_LVL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIFLR" description="SCI Flags Register" id="SCIFLR" offset="0x1C" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="RESERVED3" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description="SCI framing error flag Read: 0=No framing error detected 1=Framing error detected Write: 0=No effect 1=Clears this bit to 0" end="26" id="FE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="SCI overrun error flag This bit is set when the transfer of data from SCIRXSHF to SCIRD overwrites unread data already in SCIRD" end="25" id="OE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="SCI parity error flag. This bit is set when a parity error is detected in the received data" end="24" id="PE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="13" id="RESERVED2" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="12" description="Receiver wake-up detect flag. The SCI sets this bit to indicate that the data currently in SCIRD is an address" end="12" id="RXWAKE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Transmitter empty flag. The value of this flag indicates the contents of the transmitter’s buffer register (SCITD) and shift register (SCITXSHF)" end="11" id="TX_EMPTY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="SCI transmitter wake-up method select. The TXWAKE bit controls whether the data in SCITD should be sent as an address or data frame using multiprocessor communication format" end="10" id="TXWAKE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="SCI receiver ready flag. The receiver sets this bit to indicate that the SCIRD contains new data and is ready to be read by the CPU or DMA." end="9" id="RXRDY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Transmitter buffer register ready flag. When set, this bit indicates that the transmit buffer register (SCITD) is ready to receive another character." end="8" id="TXRDY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="4" id="RESERVED1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description="This bit indicates whether the receiver is in the process of receiving a frame." end="3" id="Bus_busy_flag" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="SCI receiver in idle state. While this bit is set, the SCI looks for an idle period to resynchronize itself with the bit stream." end="2" id="IDLE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Wake-up flag. This bit is set by the SCI when receiver or transmitter activity has taken the module out of power-down mode." end="1" id="WAKEUP" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="SCI break-detect flag. This bit is set when the SCI detects a break condition on the SCIRX pin." end="0" id="BRKDT" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIINTVECT0" description="SCI Interrupt Offset Vector 0 Register" id="SCIINTVECT0" offset="0x20" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="RESERVED" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="Interrupt vector offset for INT0" end="0" id="INTVECT0" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="SCIINTVECT1" description="SCI Interrupt Offset Vector 1 Register" id="SCIINTVECT1" offset="0x24" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="RESERVED" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="Interrupt vector offset for INT1" end="0" id="INTVECT1" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="SCICHAR" description="SCI Character Control Register" id="SCICHAR" offset="0x28" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Sets the SCI data length from 1 to 8 bits" end="0" id="CHAR" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="SCIBAUD" description="SCI Baud Rate Selection Register" id="SCIBAUD" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="RESERVED" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="SCI 24-bit baud selection" end="0" id="BAUD" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="SCIED" description="Receiver Emulation Data Buffer" id="SCIED" offset="0x30" width="32">
    
  <bitfield begin="31" description="Reserved" end="8" id="RESERVED" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="Receiver Emulation Data Buffer" end="0" id="ED" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="SCIRD" description="Receiver Data Buffer" id="SCIRD" offset="0x34" width="32">
    
  <bitfield begin="31" description="Reserved" end="8" id="RESERVED" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="Contains received data." end="0" id="RD" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="SCITD" description="Transmit Data Buffer Register" id="SCITD" offset="0x38" width="32">
    
  <bitfield begin="31" description="Reserved" end="8" id="RESERVED" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="Contains Data to be transmitted. This is pushed to SCITXSHF(shift register) when TXENA bit is set in SCRGCR1 register." end="0" id="TD" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO0" description="SCI Pin I/O Control Register 0" id="SCIPIO0" offset="0x3C" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Defines the function of pin SCITX. 0=SCITX is a general-purpose digital I/O pin. 1=SCITX is the SCI transmit pin." end="2" id="TX_FUNC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Determines the data direction on the SCIRX pin if it is configured with general-purpose I/O functionality (RX FUNC = 0). See Table 12 for bit values. 0=SCIRX is a general-purpose input pin. 1=SCIRX is a general-purpose output pin" end="1" id="RX_FUNC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Clock function. Defines the function of pin SCICLK. 0=SCICLK is a general-purpose digital I/O pin. 1=SCICLK is the SCI serial clock pin. " end="0" id="CLK_FUNC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO1" description="SCI Pin I/O Control Register 1" id="SCIPIO1" offset="0x40" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Determines the data direction on the SCITX pin if it is configured with general-purpose I/O functionality (TX FUNC = 0). See Table 11 for bit values. 0=SCITX is a general-purpose input pin. 1=SCITX is a general-purpose output pin" end="2" id="TX_DIR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Determines the data direction on the SCIRX pin if it is configured with general-purpose I/O functionality (RX FUNC = 0). See Table 12 for bit values. 0=SCIRX is a general-purpose input pin. 1=SCIRX is a general-purpose output pin" end="1" id="RX_DIR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Clock data direction. Determines the data direction on the SCICLK pin. The direction is defined differently depending upon the value of the CLK FUNC bit 0=SCICLK is a general-purpose input pin. 1=SCICLK is a general-purpose output pin " end="0" id="CLK_DIR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO2" description="SCI Pin I/O Control Register 2" id="SCIPIO2" offset="0x44" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Contains current value on the SCITX pin. 0=SCITX value is logic low. 1=SCITX value is logic high." end="2" id="TX_DATA_IN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Contains current value on the SCIRX pin. 0=SCIRX value is logic low. 1=SCIRX value is logic high." end="1" id="RX_DATA_IN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Contains the current value on pin SCICLK. 0=Pin SCICLK value is logic low. 1=Pin SCICLK value is logic high." end="0" id="CLK_DATA_IN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO3" description="SCI Pin I/O Control Register 3" id="SCIPIO3" offset="0x48" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Contains the data to be output on pin SCITX if the following conditions are met: TX FUNC = 0 (SCITX pin is a general-purpose I/O.) TX DATA DIR = 1 (SCITX pin is a general-purpose output.) 0=Output value on SCITX is a 0 (logic low). 1=Output value on SCITX is a 1 (logic high)." end="2" id="TX_DATA_OUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Contains the data to be output on pin SCIRX if the following conditions are met: RX FUNC = 0 (SCIRX pin is a general-purpose I/O.) RX DATA DIR = 1 (SCIRX pin is a general-purpose output.) 0=Output value on SCIRX is 0 (logic low). 1=Output value on SCIRX is 1 (logic high)." end="1" id="RX_DATA_OUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Contains the data to be output on pin SCICLK if the following conditions are met: CLK FUNC = 0 (SCICLK pin is a general-purpose I/O.) CLK DATA DIR = 1 (SCICLK pin is a general-purpose output.) 0=Output value on SCICLK is a 0 (logic low). 1=Output value on SCICLK is a 1 (logic high)." end="0" id="CLK_DATA_OUT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO4" description="SCI Pin I/O Control Register 4" id="SCIPIO4" offset="0x4C" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Sets the data to be output on pin SCITX if the following conditions are met: TX FUNC = 0 (SCITX pin is a general-purpose I/O.) TX  DIR = 1 (SCITX pin is a general-purpose output.)" end="2" id="TX_DATA_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Sets the data to be output on pin SCIRX if the following conditions are met: RX FUNC = 0 (SCIRX pin is a general-purpose I/O.) RX DIR = 1 (SCIRX pin is a general-purpose output.)" end="1" id="RX_DATA_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Sets the data to be output on pin SCICLK if the following conditions are met: CLK FUNC = 0 (SCICLK pin is a general-purpose I/O.) CLK DIR = 1 (SCICLK pin is a general-purpose output.)" end="0" id="CLK_DATA_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO5" description="SCI Pin I/O Control Register 5" id="SCIPIO5" offset="0x50" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Clears the data to be output on pin SCITX if the following conditions are met: TX FUNC = 0 (SCITX pin is a general-purpose I/O.) TX  DIR = 1 (SCITX pin is a general-purpose output.)" end="2" id="TX_DATA_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Clears the data to be output on pin SCIRX if the following conditions are met: RX FUNC = 0 (SCITX pin is a general-purpose I/O.) RX DIR = 1 (SCITX pin is a general-purpose output.)" end="1" id="RX_DATA_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Clears the data to be output on pin SCITX if the following conditions are met: TX FUNC = 0 (SCITX pin is a general-purpose I/O.) TX DIR = 1 (SCITX pin is a general-purpose output.)" end="0" id="CLK_DATA_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO6" description="SCI Pin I/O Control Register 6" id="SCIPIO6" offset="0x54" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="TX Open Drain Enable Enables open-drain capability in the output pin SCITX if the following conditions are met: TX DATA DIR = 1 (SCITX pin is a general-purpose output.) TX DOUT = 1" end="2" id="TX_PDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="RX Open Drain Enable Enables open-drain capability in the output pin SCIRX if the following conditions are met: RX DATA DIR = 1 (SCIRX pin is a general-purpose output.) RX DOUT = 1" end="1" id="RX_PDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CLK Open Drain Enable Enables open-drain capability in the output pin SCICLK if the following conditions are met: CLK DATA DIR = 1 (SCICLK pin is a general-purpose output.) CLK DOUT = 1" end="0" id="CLK_PDR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO7" description="SCI Pin I/O Control Register 7" id="SCIPIO7" offset="0x58" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="TX pin Pull Control Disable Disables pull control capability in the output pin SCITX. 0=Pull Control on SCITX pin is enabled. 1=Pull Control on SCITX pin is disabled." end="2" id="TX_PD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" RX pin Pull Control Disable Disables pull control capability in the output pin SCIRX. 0=Pull Control on SCIRX pin is enabled. 1=Pull Control on SCIRX pin is disabled." end="1" id="RX_PD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CLK pin Pull Control Disable Disables pull control capability in the output pin SCICLK. 0=Pull Control on SCICLK pin is enabled. 1=Pull Control on SCICLK pin is disabled." end="0" id="CLK_PD" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO8" description="SCI Pin I/O Control Register 8" id="SCIPIO8" offset="0x5C" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="TX pin Pull Select Selects pull type in the output pin SCITX. 0=Pull-Down is on SCITX pin. 1=Pull-Up is on SCITX pin." end="2" id="TX_PSL " rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="RX pin Pull Select Selects pull type in the output pin SCIRX. 0=Pull-Down is on SCIRX pin. 1=Pull-Up is on SCIRX pin." end="1" id="RX_PSL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CLK pin Pull Select Selects pull type in the output pin SCICLK. 0=Pull-Down is on SCICLK pin. 1=Pull-Up is on SCICLK pin." end="0" id="CLK_PSL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RESERVED2" description="Reserved" id="RESERVED2" offset="0x60" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RESERVED" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RESERVED3" description="Reserved" id="RESERVED3" offset="0x64" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RESERVED" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RESERVED4" description="Reserved" id="RESERVED4" offset="0x68" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RESERVED" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RESERVED5" description="Reserved" id="RESERVED5" offset="0x6C" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RESERVED" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RESERVED6" description="Reserved" id="RESERVED6" offset="0x70" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RESERVED" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RESERVED7" description="Reserved" id="RESERVED7" offset="0x74" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RESERVED" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RESERVED8" description="Reserved" id="RESERVED8" offset="0x78" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RESERVED" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RESERVED9" description="Reserved" id="RESERVED9" offset="0x7C" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RESERVED" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="SCIPIO9" description="SCI Pin I/O Control Register 9" id="SCIPIO9" offset="0x80" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="RESERVED" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="This bit controls the slew rate for the SCITX pin. 0=The normal output buffer is used for SCITX pin 1=The output buffer with slew control is used for SCITX pin." end="2" id="TX_SL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="This bit controls the slew rate for the SCIRX pin. 0=The normal output buffer is used for SCIRX pin 1=The output buffer with slew control is used for SCIRX pin" end="1" id="RX_SL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="This bit controls the slew rate for the SCICLK pin. 0=The normal output buffer is used for SCICLK pin 1=The output buffer with slew control is used for SCICLK pin" end="0" id="CLK_SL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SCIIODCTRL" description="SCI IO DFT Control" id="SCIIODCTRL" offset="0x90" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="RESERVED4" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description="Frame Error Enable. User and Privileged Mode Reads and Writes: 1 = This bit is used to create a Frame Error. The stop bit received is ANDed with ’0’ and passed to the stop bit check circuitry. 0 = No effect." end="26" id="FEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Parity Error Enable. User and Privileged Mode Reads and Writes: 1 = This bit is used to create a Parity Error. The parity bit received is toggled so that a parity error occurs. 0 = No effect" end="25" id="PEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Break Detect Error Enable. User and Privileged Mode Reads and Writes: 1 = This bit is used to create BRKDT Error. The stop bit of the frame is ANDed with ‘0’ and passed to the RSM so that a frame error occurs. Then the RX pin is forced to continuous low for 10 TBITS so that a BRKDT error occurs. 0 = No effect." end="24" id="BRKDT_ENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="21" id="RESERVED3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="20" description="PIN SAMPLE MASK These bits define the sample number at which the TX Pin value that is being transmitted will be inverted to verify the receive pin samples majority detection circuitry. PIN SAMPLE MASK: 00 -- No Mask, 01 -- Invert the TX Pin value at 7th SCLK, 10 -- Invert the TX Pin value at 8th SCLK, 11 -- Invert the TX Pin value at 9th SCLK." end="19" id="PIN_SAMPLE_MASK" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="18" description="These bits define the delay by which the value on TX pin is delayed so that the value on RX Pin is asynchronous. (Not applicable to Start Bit) TX SHIFT: 000 -- No Delay, 001 -- Delay by 1 SCLK, 010 -- Delay by 2 SCLKs, 011 -- Delay by 3 SCLKs, 100 -- Delay by 4 SCLKs, 101 -- Delay by 5 SCLKs, 110 -- Delay by 6 SCLKs, 111 -- No Delay." end="16" id="TX_SHIFT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="12" id="RESERVED2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description="These bits define the delay by which the value on TX pin is delayed so that the value on RX Pin is asynchronous. (Not applicable to Start Bit) TX SHIFT: 000 -- No Delay, 001 -- Delay by 1 SCLK, 010 -- Delay by 2 SCLKs, 011 -- Delay by 3 SCLKs, 100 -- Delay by 4 SCLKs, 101 -- Delay by 5 SCLKs, 110 -- Delay by 6 SCLKs, 111 -- No Delay." end="8" id="IODFTENA" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="2" id="RESERVED1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description="Module loopback enable. user and privileged mode reads: Write only in privileged mode: write/read : 1=Analog loopback is enabled in module I/O DFT mode(when IODFTENA = 1010) 0=Digital loopback is enabled." end="1" id="LBP_ENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Module Analog loopback through receive pin enable. user and privileged mode reads: Write only in privileged mode: write/read : 1=Analog loopback through receive pin. 0=Analog loopback through transmit pin." end="0" id="RXP_ENA" rwaccess="RW" width="1"></bitfield>
  </register>
</module>
