Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66937bb0befe4b4d90b7decb129eff2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Sender_behav xil_defaultlib.tb_Sender xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'Rx_DATA' [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/display_listener.v:9]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/display_listener.v" Line 2. Module display_listener doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/uart_receiver.v" Line 26. Module uart_receiver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/baud_controller_r.v" Line 2. Module baud_controller_r doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Hold_to_step.v" Line 2. Module Hold_to_step doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/FourDigitDriver.v" Line 2. Module FourDigitLEDdriver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Debouncer.v" Line 1. Module Debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/ConstCounter.v" Line 1. Module ConstCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Debouncer.v" Line 1. Module Debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/CharacterDecoder.v" Line 2. Module CharacterDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/AnodeDecoder.v" Line 1. Module AnodeDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/LEDdecoder.v" Line 2. Module LEDdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Sender.v" Line 2. Module Sender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Debouncer.v" Line 1. Module Debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Debouncer.v" Line 1. Module Debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Hold_to_step.v" Line 2. Module Hold_to_step doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/uart_transmitter.v" Line 1. Module uart_transmitter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/baud_controller_t.v" Line 3. Module baud_controller_t doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_controller_r
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.Hold_to_step
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.Debouncer
Compiling module xil_defaultlib.ConstCounter
Compiling module xil_defaultlib.CharacterDecoder
Compiling module xil_defaultlib.AnodeDecoder
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.display_listener
Compiling module xil_defaultlib.baud_controller_t
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.Sender
Compiling module xil_defaultlib.tb_Sender
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Sender_behav
