// Seed: 57612931
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input logic [7:0] id_2;
  module_0 modCall_1 ();
  inout reg id_1;
  always begin : LABEL_0
    if (1)
      if (1)
        @(id_3)
        @(posedge -1 or posedge id_1) begin : LABEL_1
          id_1 <= #id_1{id_2, 1, 1, id_3, 1, id_2};
          $unsigned(21);
          ;
        end
  end
  logic [1 'b0 : -1 'b0] id_4;
endmodule
