# Reading pref.tcl
# OpenFile {D:/faculty/CMP3/computer architecture/RISK-Processor/RISK-Processor.mpf}
# Loading project RISK-Processor
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 08:46:19 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (32) for port "/fetch/PC_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 08:46:23 on Dec 21,2021, Elapsed time: 0:00:04
# Errors: 1, Warnings: 1
# Compile of Adder.vhd was successful.
# Compile of instruction memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 08:49:04 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (32) for port "/fetch/PC_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 08:49:06 on Dec 21,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd failed with 4 errors.
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 08:55:28 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# ** Error: (vsim-3732) No default binding for component instance 'PC'.
#    The following component port is not on the entity:
#           reset_value
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 78
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (32) for port "/fetch/PC_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 08:55:29 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
# Compile of register.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 08:56:05 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (32) for port "/fetch/PC_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 08:56:06 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd failed with 6 errors.
# Compile of Fetching_Stage.vhd failed with 5 errors.
# Compile of Fetching_Stage.vhd failed with 1 errors.
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:01:03 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_2x1(a_mux_2x1)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (32) for port "/fetch/PC_hlt_mux_2x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_hlt_mux_2x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_2x1.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 09:01:04 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:08:08 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (32) for port "/fetch/PC_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:08:09 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of mux_4x1.vhd was successful.
# Compile of Fetching_Stage.vhd failed with 42 errors.
# Compile of Fetching_Stage.vhd was successful.
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:10:52 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (2) does not match actual length (32) for port "/fetch/PC_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:10:53 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of mux_4x1.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:11:29 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (32) for port "/fetch/PC_hlt_mux_2x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_hlt_mux_2x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_2x1.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 09:11:30 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:11:53 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# ** Fatal: (vsim-3348) Port length (1) does not match actual length (32) for port "/fetch/PC_hlt_mux_2x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_hlt_mux_2x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_2x1.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 09:11:55 on Dec 21,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 1
# Compile of mux_2x1.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:12:03 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/fetch/op_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/op_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:12:04 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:14:10 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/fetch/op_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/op_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:14:12 on Dec 21,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 2
# Compile of mux_4x1.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:14:56 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (2) does not match actual length (32) for port "/fetch/PC_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:14:57 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim -gui work.fetch -gn=32
# vsim -gui work.fetch -gn=32 
# Start time: 09:15:33 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 96
# FATAL ERROR while loading design
# Error loading design
# End time: 09:15:35 on Dec 21,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 1
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:16:42 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 96
# FATAL ERROR while loading design
# Error loading design
# End time: 09:16:43 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of Fetching_Stage.vhd failed with 2 errors.
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:17:22 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 96
# FATAL ERROR while loading design
# Error loading design
# End time: 09:17:23 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:18:35 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 97
# FATAL ERROR while loading design
# Error loading design
# End time: 09:18:36 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:19:25 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 99
# FATAL ERROR while loading design
# Error loading design
# End time: 09:19:26 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:21:00 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 100
# FATAL ERROR while loading design
# Error loading design
# End time: 09:21:01 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:22:00 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 99
# FATAL ERROR while loading design
# Error loading design
# End time: 09:22:01 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:25:06 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 99
# FATAL ERROR while loading design
# Error loading design
# End time: 09:25:07 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:28:42 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 99
# FATAL ERROR while loading design
# Error loading design
# End time: 09:28:43 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim -gui work.fetch -gn=32 
# vsim -gui work.fetch -gn=32 
# Start time: 09:28:53 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 99
# FATAL ERROR while loading design
# Error loading design
# End time: 09:28:54 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:29:01 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (2) does not match actual length (32) for port "/fetch/PC_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:29:02 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -gui work.fetch -gn=32
# vsim -gui work.fetch -gn=32 
# Start time: 09:29:24 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 99
# FATAL ERROR while loading design
# Error loading design
# End time: 09:29:25 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32
# vsim -gui work.fetch -gn=32 
# Start time: 09:33:33 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 97
# FATAL ERROR while loading design
# Error loading design
# End time: 09:33:34 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32
# vsim -gui work.fetch -gn=32 
# Start time: 09:34:13 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 97
# FATAL ERROR while loading design
# Error loading design
# End time: 09:34:14 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32
# vsim -gui work.fetch -gn=32 
# Start time: 09:34:48 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 99
# FATAL ERROR while loading design
# Error loading design
# End time: 09:34:49 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32
# vsim -gui work.fetch -gn=32 
# Start time: 09:35:30 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 2 (31 downto 30).
#    Time: 0 ps  Iteration: 0  Instance: /fetch File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 99
# FATAL ERROR while loading design
# Error loading design
# End time: 09:35:31 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32
# vsim -gui work.fetch -gn=32 
# Start time: 09:35:49 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/fetch/op_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/op_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:35:50 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32
# vsim -gui work.fetch -gn=32 
# Start time: 09:36:34 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/fetch/op_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/op_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:36:35 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:36:43 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/fetch/op_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/op_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:36:44 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:37:53 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/fetch/op_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/op_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:37:54 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gn=32 -gm=2
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:38:37 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/fetch/op_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/op_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:38:38 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 09:39:27 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (2) does not match actual length (32) for port "/fetch/PC_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:39:29 on Dec 21,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 2
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gm=2
# vsim -gui work.fetch -gm=2 
# Start time: 09:40:32 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.memory(a_memory)
# Loading work.mux_4x1(a_mux_4x1)
quit -sim
# End time: 09:41:10 on Dec 21,2021, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
vsim -gui work.fetch -gm=2 -gn=32
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 09:41:28 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.memory(a_memory)
# Loading work.mux_4x1(a_mux_4x1)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/fetch/op_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/op_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 09:41:29 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of Fetching_Stage.vhd failed with 1 errors.
# Compile of Fetching_Stage.vhd failed with 4 errors.
# Compile of Fetching_Stage.vhd was successful.
vsim -gui work.fetch -gm=2 -gn=32
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 10:11:18 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# ** Error: (vsim-3733) No default binding for component instance 'PC_mux_4x1'.
#    The following component generic is not on the entity:
#           m
#    Time: 0 ps  Iteration: 0  Instance: /fetch/PC_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/Fetching_Stage.vhd Line: 87
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/fetch/op_mux_4x1/in1".
#    Time: 0 ps  Iteration: 0  Instance: /fetch/op_mux_4x1 File: D:/faculty/CMP3/computer architecture/RISK-Processor/mux_4x1.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 10:11:20 on Dec 21,2021, Elapsed time: 0:00:02
# Errors: 2, Warnings: 4
# Compile of mux_4x1.vhd was successful.
vsim -gui work.fetch -gm=2 -gn=32
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 10:12:09 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# WARNING: No extended dataflow license exists
mem load -filltype value -filldata 00000ZZZZZZZZZZZ -fillradix symbolic /fetch/instruction_mem/inst_memory(0)
add wave -position end  sim:/fetch/n
add wave -position end  sim:/fetch/m
add wave -position end  sim:/fetch/HLT_Signal
add wave -position end  sim:/fetch/Clk
add wave -position end  sim:/fetch/Rst
add wave -position end  sim:/fetch/enable
add wave -position end  sim:/fetch/PCSrc
add wave -position end  sim:/fetch/pc_01
add wave -position end  sim:/fetch/pc_10
add wave -position end  sim:/fetch/NewPc
add wave -position end  sim:/fetch/Instruction
add wave -position end  sim:/fetch/empty
add wave -position end  sim:/fetch/in_pc
add wave -position end  sim:/fetch/out_pc
add wave -position end  sim:/fetch/out_PC_in
add wave -position end  sim:/fetch/out_PC_mux_in
add wave -position end  sim:/fetch/instruction_out
add wave -position end  sim:/fetch/out_add_in_extended
add wave -position end  sim:/fetch/newPcSignal
add wave -position end  sim:/fetch/reset_val
add wave -position end  sim:/fetch/out_add_in
add wave -position end  sim:/fetch/OP
add wave -position end  sim:/fetch/sth1
add wave -position end  sim:/fetch/sth2
add wave -position insertpoint  \
sim:/fetch/n \
sim:/fetch/m \
sim:/fetch/HLT_Signal \
sim:/fetch/Clk \
sim:/fetch/Rst \
sim:/fetch/enable \
sim:/fetch/PCSrc \
sim:/fetch/pc_01 \
sim:/fetch/pc_10 \
sim:/fetch/NewPc \
sim:/fetch/Instruction \
sim:/fetch/empty \
sim:/fetch/in_pc \
sim:/fetch/out_pc \
sim:/fetch/out_PC_in \
sim:/fetch/out_PC_mux_in \
sim:/fetch/instruction_out \
sim:/fetch/out_add_in_extended \
sim:/fetch/newPcSignal \
sim:/fetch/reset_val \
sim:/fetch/out_add_in \
sim:/fetch/OP \
sim:/fetch/sth1 \
sim:/fetch/sth2
force -freeze sim:/fetch/HLT_Signal 0 0
force -freeze sim:/fetch/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch/Rst 0 0
force -freeze sim:/fetch/enable 1 0
force -freeze sim:/fetch/PCSrc 00 0
force -freeze sim:/fetch/pc_01 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ 0
force -freeze sim:/fetch/pc_10 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/instruction_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/instruction_mem
run
# Compile of Fetching_Stage.vhd was successful.
do fetchDoFile
# End time: 10:47:12 on Dec 21,2021, Elapsed time: 0:35:03
# Errors: 0, Warnings: 6
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 10:47:12 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
run 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/instruction_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/instruction_mem
do fetchDoFile
# End time: 11:14:35 on Dec 21,2021, Elapsed time: 0:27:23
# Errors: 0, Warnings: 3
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 11:14:35 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/instruction_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/instruction_mem
run
# Compile of Fetching_Stage.vhd failed with 1 errors.
# Compile of Fetching_Stage.vhd was successful.
do fetchDoFile
# End time: 11:33:14 on Dec 21,2021, Elapsed time: 0:18:39
# Errors: 0, Warnings: 5
# vsim -gui work.fetch -gm=2 -gn=32 
# Start time: 11:33:15 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/instruction_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/instruction_mem
