==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22001 ; free virtual = 44694
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22001 ; free virtual = 44694
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21998 ; free virtual = 44691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21999 ; free virtual = 44692
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:21:72) to (extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:95:2) in function 'nv10CalcArbitration'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nv10CalcArbitration' (extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:21)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21980 ; free virtual = 44673
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21980 ; free virtual = 44673
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.49 seconds; current allocated memory: 106.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 106.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 106.905 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21973 ; free virtual = 44666
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:03:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26982 ; free virtual = 37434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:03:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26982 ; free virtual = 37434
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'nv10CalcArbitration' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:06:26 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26982 ; free virtual = 37434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:06:26 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26982 ; free virtual = 37434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:06:27 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26982 ; free virtual = 37434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:06:27 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26982 ; free virtual = 37434
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:95:2) in function 'nv10CalcArbitration'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nv10CalcArbitration' (extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c:21)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:06:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26982 ; free virtual = 37434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:06:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26982 ; free virtual = 37434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nv10CalcArbitration' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nv10CalcArbitration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 233.09 seconds; current allocated memory: 110.050 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 111.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nv10CalcArbitration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/fifo_valid' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/fifo_graphics_lwm' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/fifo_graphics_burst_size' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/fifo_video_lwm' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/fifo_video_burst_size' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/arb_pclk_khz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/arb_mclk_khz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/arb_nvclk_khz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/arb_mem_page_miss' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/arb_memory_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/arb_enable_video' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/arb_pix_bpp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/arb_enable_mp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nv10CalcArbitration/arb_memory_type' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nv10CalcArbitration' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'nv10CalcArbitration_mul_mul_5ns_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nv10CalcArbitration_mul_mul_7ns_21ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nv10CalcArbitration_sdiv_24ns_32s_32_28_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nv10CalcArbitration_sdiv_26ns_32s_32_30_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nv10CalcArbitration_sdiv_27ns_32ns_32_31_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nv10CalcArbitration_sdiv_29ns_32ns_32_33_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nv10CalcArbitration_sdiv_32ns_32ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nv10CalcArbitration'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 113.831 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nv10CalcArbitration_sdiv_32ns_32ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'nv10CalcArbitration_sdiv_29ns_32ns_32_33_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'nv10CalcArbitration_sdiv_27ns_32ns_32_31_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'nv10CalcArbitration_sdiv_26ns_32s_32_30_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'nv10CalcArbitration_sdiv_24ns_32s_32_28_seq_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:06:31 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26975 ; free virtual = 37433
INFO: [VHDL 208-304] Generating VHDL RTL for nv10CalcArbitration.
INFO: [VLOG 209-307] Generating Verilog RTL for nv10CalcArbitration.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevnvidianv_hw.c_nv4CalcArbitration_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevnvidianv_hw.c_nv4CalcArbitration_with_main.c/solution1'.
