--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Hex427Seg_sch.twx Hex427Seg_sch.ncd -o Hex427Seg_sch.twr
Hex427Seg_sch.pcf -ucf Hex427Seg.ucf

Design file:              Hex427Seg_sch.ncd
Physical constraint file: Hex427Seg_sch.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 190 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.409ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_17 (SLICE_X62Y23.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/clkdiv_1 (FF)
  Destination:          XLXI_3/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.163ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.093 - 0.120)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/clkdiv_1 to XLXI_3/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y19.BQ      Tcko                  0.259   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv_1
    SLICE_X62Y19.B2      net (fanout=1)        0.354   XLXI_3/clkdiv<1>
    SLICE_X62Y19.COUT    Topcyb                0.299   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv<1>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.COUT    Tbyp                  0.054   XLXI_3/clkdiv<7>
                                                       XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.COUT    Tbyp                  0.054   XLXI_3/clkdiv<11>
                                                       XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.COUT    Tbyp                  0.054   XLXI_3/clkdiv<15>
                                                       XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CLK     Tcinck                0.089   XLXI_3/clkdiv<18>
                                                       XLXI_3/Mcount_clkdiv_xor<18>
                                                       XLXI_3/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (0.809ns logic, 0.354ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/clkdiv_5 (FF)
  Destination:          XLXI_3/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.093 - 0.119)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/clkdiv_5 to XLXI_3/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y20.BQ      Tcko                  0.259   XLXI_3/clkdiv<7>
                                                       XLXI_3/clkdiv_5
    SLICE_X62Y20.B2      net (fanout=1)        0.354   XLXI_3/clkdiv<5>
    SLICE_X62Y20.COUT    Topcyb                0.299   XLXI_3/clkdiv<7>
                                                       XLXI_3/clkdiv<5>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.COUT    Tbyp                  0.054   XLXI_3/clkdiv<11>
                                                       XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.COUT    Tbyp                  0.054   XLXI_3/clkdiv<15>
                                                       XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CLK     Tcinck                0.089   XLXI_3/clkdiv<18>
                                                       XLXI_3/Mcount_clkdiv_xor<18>
                                                       XLXI_3/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.755ns logic, 0.354ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/clkdiv_2 (FF)
  Destination:          XLXI_3/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.093 - 0.120)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/clkdiv_2 to XLXI_3/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y19.CQ      Tcko                  0.259   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv_2
    SLICE_X62Y19.C2      net (fanout=1)        0.356   XLXI_3/clkdiv<2>
    SLICE_X62Y19.COUT    Topcyc                0.226   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv<2>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.COUT    Tbyp                  0.054   XLXI_3/clkdiv<7>
                                                       XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.COUT    Tbyp                  0.054   XLXI_3/clkdiv<11>
                                                       XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.COUT    Tbyp                  0.054   XLXI_3/clkdiv<15>
                                                       XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CLK     Tcinck                0.089   XLXI_3/clkdiv<18>
                                                       XLXI_3/Mcount_clkdiv_xor<18>
                                                       XLXI_3/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.736ns logic, 0.356ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_18 (SLICE_X62Y23.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/clkdiv_1 (FF)
  Destination:          XLXI_3/clkdiv_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.093 - 0.120)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/clkdiv_1 to XLXI_3/clkdiv_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y19.BQ      Tcko                  0.259   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv_1
    SLICE_X62Y19.B2      net (fanout=1)        0.354   XLXI_3/clkdiv<1>
    SLICE_X62Y19.COUT    Topcyb                0.299   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv<1>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.COUT    Tbyp                  0.054   XLXI_3/clkdiv<7>
                                                       XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.COUT    Tbyp                  0.054   XLXI_3/clkdiv<11>
                                                       XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.COUT    Tbyp                  0.054   XLXI_3/clkdiv<15>
                                                       XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CLK     Tcinck                0.036   XLXI_3/clkdiv<18>
                                                       XLXI_3/Mcount_clkdiv_xor<18>
                                                       XLXI_3/clkdiv_18
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.756ns logic, 0.354ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/clkdiv_5 (FF)
  Destination:          XLXI_3/clkdiv_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.056ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.093 - 0.119)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/clkdiv_5 to XLXI_3/clkdiv_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y20.BQ      Tcko                  0.259   XLXI_3/clkdiv<7>
                                                       XLXI_3/clkdiv_5
    SLICE_X62Y20.B2      net (fanout=1)        0.354   XLXI_3/clkdiv<5>
    SLICE_X62Y20.COUT    Topcyb                0.299   XLXI_3/clkdiv<7>
                                                       XLXI_3/clkdiv<5>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.COUT    Tbyp                  0.054   XLXI_3/clkdiv<11>
                                                       XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.COUT    Tbyp                  0.054   XLXI_3/clkdiv<15>
                                                       XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CLK     Tcinck                0.036   XLXI_3/clkdiv<18>
                                                       XLXI_3/Mcount_clkdiv_xor<18>
                                                       XLXI_3/clkdiv_18
    -------------------------------------------------  ---------------------------
    Total                                      1.056ns (0.702ns logic, 0.354ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/clkdiv_2 (FF)
  Destination:          XLXI_3/clkdiv_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.039ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.093 - 0.120)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/clkdiv_2 to XLXI_3/clkdiv_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y19.CQ      Tcko                  0.259   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv_2
    SLICE_X62Y19.C2      net (fanout=1)        0.356   XLXI_3/clkdiv<2>
    SLICE_X62Y19.COUT    Topcyc                0.226   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv<2>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.COUT    Tbyp                  0.054   XLXI_3/clkdiv<7>
                                                       XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.COUT    Tbyp                  0.054   XLXI_3/clkdiv<11>
                                                       XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.COUT    Tbyp                  0.054   XLXI_3/clkdiv<15>
                                                       XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<15>
    SLICE_X62Y23.CLK     Tcinck                0.036   XLXI_3/clkdiv<18>
                                                       XLXI_3/Mcount_clkdiv_xor<18>
                                                       XLXI_3/clkdiv_18
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (0.683ns logic, 0.356ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_13 (SLICE_X62Y22.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/clkdiv_1 (FF)
  Destination:          XLXI_3/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.094 - 0.120)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/clkdiv_1 to XLXI_3/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y19.BQ      Tcko                  0.259   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv_1
    SLICE_X62Y19.B2      net (fanout=1)        0.354   XLXI_3/clkdiv<1>
    SLICE_X62Y19.COUT    Topcyb                0.299   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv<1>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.COUT    Tbyp                  0.054   XLXI_3/clkdiv<7>
                                                       XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.COUT    Tbyp                  0.054   XLXI_3/clkdiv<11>
                                                       XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CLK     Tcinck                0.089   XLXI_3/clkdiv<15>
                                                       XLXI_3/Mcount_clkdiv_cy<15>
                                                       XLXI_3/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.755ns logic, 0.354ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/clkdiv_5 (FF)
  Destination:          XLXI_3/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.094 - 0.119)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/clkdiv_5 to XLXI_3/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y20.BQ      Tcko                  0.259   XLXI_3/clkdiv<7>
                                                       XLXI_3/clkdiv_5
    SLICE_X62Y20.B2      net (fanout=1)        0.354   XLXI_3/clkdiv<5>
    SLICE_X62Y20.COUT    Topcyb                0.299   XLXI_3/clkdiv<7>
                                                       XLXI_3/clkdiv<5>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.COUT    Tbyp                  0.054   XLXI_3/clkdiv<11>
                                                       XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CLK     Tcinck                0.089   XLXI_3/clkdiv<15>
                                                       XLXI_3/Mcount_clkdiv_cy<15>
                                                       XLXI_3/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.701ns logic, 0.354ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/clkdiv_2 (FF)
  Destination:          XLXI_3/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.094 - 0.120)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/clkdiv_2 to XLXI_3/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y19.CQ      Tcko                  0.259   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv_2
    SLICE_X62Y19.C2      net (fanout=1)        0.356   XLXI_3/clkdiv<2>
    SLICE_X62Y19.COUT    Topcyc                0.226   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv<2>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<3>
    SLICE_X62Y20.COUT    Tbyp                  0.054   XLXI_3/clkdiv<7>
                                                       XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<7>
    SLICE_X62Y21.COUT    Tbyp                  0.054   XLXI_3/clkdiv<11>
                                                       XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CIN     net (fanout=1)        0.000   XLXI_3/Mcount_clkdiv_cy<11>
    SLICE_X62Y22.CLK     Tcinck                0.089   XLXI_3/clkdiv<15>
                                                       XLXI_3/Mcount_clkdiv_cy<15>
                                                       XLXI_3/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.682ns logic, 0.356ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_3 (SLICE_X62Y19.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/clkdiv_3 (FF)
  Destination:          XLXI_3/clkdiv_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/clkdiv_3 to XLXI_3/clkdiv_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y19.DQ      Tcko                  0.118   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv_3
    SLICE_X62Y19.D3      net (fanout=1)        0.139   XLXI_3/clkdiv<3>
    SLICE_X62Y19.CLK     Tah         (-Th)     0.018   XLXI_3/clkdiv<3>
                                                       XLXI_3/clkdiv<3>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<3>
                                                       XLXI_3/clkdiv_3
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.100ns logic, 0.139ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_7 (SLICE_X62Y20.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/clkdiv_7 (FF)
  Destination:          XLXI_3/clkdiv_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/clkdiv_7 to XLXI_3/clkdiv_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y20.DQ      Tcko                  0.118   XLXI_3/clkdiv<7>
                                                       XLXI_3/clkdiv_7
    SLICE_X62Y20.D3      net (fanout=1)        0.139   XLXI_3/clkdiv<7>
    SLICE_X62Y20.CLK     Tah         (-Th)     0.018   XLXI_3/clkdiv<7>
                                                       XLXI_3/clkdiv<7>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<7>
                                                       XLXI_3/clkdiv_7
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.100ns logic, 0.139ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_11 (SLICE_X62Y21.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/clkdiv_11 (FF)
  Destination:          XLXI_3/clkdiv_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/clkdiv_11 to XLXI_3/clkdiv_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y21.DQ      Tcko                  0.118   XLXI_3/clkdiv<11>
                                                       XLXI_3/clkdiv_11
    SLICE_X62Y21.D3      net (fanout=1)        0.139   XLXI_3/clkdiv<11>
    SLICE_X62Y21.CLK     Tah         (-Th)     0.018   XLXI_3/clkdiv<11>
                                                       XLXI_3/clkdiv<11>_rt
                                                       XLXI_3/Mcount_clkdiv_cy<11>
                                                       XLXI_3/clkdiv_11
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.100ns logic, 0.139ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_3/clkdiv<3>/SR
  Logical resource: XLXI_3/clkdiv_0/SR
  Location pin: SLICE_X62Y19.SR
  Clock network: XLXN_24
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_3/clkdiv<3>/SR
  Logical resource: XLXI_3/clkdiv_1/SR
  Location pin: SLICE_X62Y19.SR
  Clock network: XLXN_24
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    1.225|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 190 paths, 0 nets, and 29 connections

Design statistics:
   Minimum period:   1.409ns{1}   (Maximum frequency: 709.723MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 10 17:25:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 457 MB



