# MIPS Multi-Cycle

- pun pe plăcuță, deci nu trebuie testbench
- no hazards

# Memory Unit

### Components:
**RAM Memory**
- Addr => Ext(imm)
- Data => reg_data1
- DataOut  => mem_out
- WRen 
- RDen

Free signals:
- result (ALU)

# Write Back Unit

### Components
MUX:
- inp1 => mem_out
- inp2 => result (ALU)
- outp => (RF)

# Control Unit - FSM

Signals:
- clock
- states
- inputs => opcode, func
- **outputs**:
	- jump
	- dst_sel
	- reg_file_en
	- wr_1_rf
	- wr_2_rf
	- ALU_src
	- ALU_Op - don't use ALU control
	- wre
	- rde
	- mem_to_reg

## State description:

### IFU

Signals on `HIGH`:
- `jump` for `jmp` instruction a.k.a opcode == 000101

The rest is 0

### IDU

Signals on `HIGH`
- `dst_sel` for `R-Type` a.k.a opcode == 000000
- `reg_file_en` for all but `jmp` `load` aka (opcode != 000101) and (opcode != 000011)
- `wr_1_rf` - for all but `jmp` and `st`
- `wr_2_rf` - only for `mul` aka opcode == 000000 and func == mul


### EX
Signals on `HIGH`
- `ALU_src` - for opcode == 000000 and that's it
Complex signals
- `ALU_op`  
	- ADD  - when (opcode == 000000 and func == 000000) or (opcode == 000001)
	- SUB - when (opcode == 000000 and func == 000001)
	- INC
	- DEC
	- NOT
	- AND
### MEM
Signals on `HIGH`
- `WRE` - for store a.k.a "000100"
- `RDE` - for load a.k.a. "000011"
### WBU
Signals on `HIGH`
- `mem_to_reg` when we're not loading we put the register dst

> [!info] Order does not necessarily matter

# The perks of Multi-Cycle MIPS

- Main change - add some register that save the data between the execution stages and synchronize