// Seed: 2001430192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output logic id_15
);
  wire id_17;
  initial id_15 <= -1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
