INFO: [VRFC 10-2263] Analyzing Verilog file "I:/VLSIDigital/jksynmod16/jksynmod16.srcs/sources_1/new/jksinmod16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_tb
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-311] analyzing module jkff
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/VLSIDigital/jksynmod16/jksynmod16.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
