{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604809892627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604809892628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 07 22:31:32 2020 " "Processing started: Sat Nov 07 22:31:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604809892628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1604809892628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoGrupal -c ProyectoGrupal --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoGrupal -c ProyectoGrupal --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1604809892628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1604809893254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1604809893254 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.sv(7) " "Verilog HDL Module Instantiation warning at processor.sv(7): ignored dangling comma in List of Port Connections" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1604809904359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "tests/processor_tb.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/processor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidadlogicoaritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidadlogicoaritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadLogicoAritmetica " "Found entity 1: UnidadLogicoAritmetica" {  } { { "ALU/UnidadLogicoAritmetica.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Negativo " "Found entity 1: Negativo" {  } { { "ALU/Banderas/Negativo.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Banderas/Negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/desborde.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/desborde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Desborde " "Found entity 1: Desborde" {  } { { "ALU/Banderas/Desborde.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Banderas/Desborde.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cero " "Found entity 1: Cero" {  } { { "ALU/Banderas/Cero.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Banderas/Cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/acarreo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/acarreo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Acarreo " "Found entity 1: Acarreo" {  } { { "ALU/Banderas/Acarreo.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Banderas/Acarreo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/modulos/mux8alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/modulos/mux8alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8ALU " "Found entity 1: Mux8ALU" {  } { { "ALU/Modulos/Mux8ALU.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Modulos/Mux8ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/desplazamientoderecha.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/desplazamientoderecha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DesplazamientoDerecha " "Found entity 1: DesplazamientoDerecha" {  } { { "ALU/Operaciones/DesplazamientoDerecha.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/DesplazamientoDerecha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Suma " "Found entity 1: Suma" {  } { { "ALU/Operaciones/Suma.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/Suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Resta " "Found entity 1: Resta" {  } { { "ALU/Operaciones/Resta.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/Resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "ALU/Operaciones/Multiplicacion.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/Multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo " "Found entity 1: Modulo" {  } { { "ALU/Operaciones/Modulo.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/Modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender/Extender.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Extender/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Extender/ExtenderTest.sv " "Can't analyze file -- file Extender/ExtenderTest.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1604809904412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ControlUnit/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/extenddeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoders/extenddeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendDeco " "Found entity 1: ExtendDeco" {  } { { "Decoders/ExtendDeco.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Decoders/ExtendDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/controlunitdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoders/controlunitdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnitDeco " "Found entity 1: ControlUnitDeco" {  } { { "Decoders/ControlUnitDeco.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Decoders/ControlUnitDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinewb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinewb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineWB " "Found entity 1: PipelineWB" {  } { { "Pipeline/PipelineWB.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineWB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineMem " "Found entity 1: PipelineMem" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelineex.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelineex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineEx " "Found entity 1: PipelineEx" {  } { { "Pipeline/PipelineEx.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineEx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinedecode.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipeline/pipelinedecode.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memorias/RegisterFile.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxes/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Muxes/Mux2.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Muxes/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condUnit " "Found entity 1: condUnit" {  } { { "ControlUnit/condUnit.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ControlUnit/condUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fliflops/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file fliflops/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "Fliflops/FlipFlop.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Fliflops/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/ctrlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/ctrlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit_tb " "Found entity 1: ctrlunit_tb" {  } { { "tests/ctrlunit_tb.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/ctrlunit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxes/mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "Muxes/Mux8.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Muxes/Mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memorias/DataMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/imagerom/imagerom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/imagerom/imagerom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/registerfiletest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/registerfiletest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileTest " "Found entity 1: RegisterFileTest" {  } { { "tests/RegisterFileTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/RegisterFileTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/memorycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/memorycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "Memorias/MemoryController.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/MemoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/datamemorytest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/datamemorytest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryTest " "Found entity 1: DataMemoryTest" {  } { { "tests/DataMemoryTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/DataMemoryTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/imageromtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/imageromtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROMTest " "Found entity 1: ImageROMTest" {  } { { "tests/ImageROMTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/ImageROMTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/instructionmemorytest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/instructionmemorytest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemoryTest " "Found entity 1: InstructionMemoryTest" {  } { { "tests/InstructionMemoryTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/InstructionMemoryTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/unidadlogicoaritmeticatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/unidadlogicoaritmeticatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadLogicoAritmeticaTest " "Found entity 1: UnidadLogicoAritmeticaTest" {  } { { "tests/UnidadLogicoAritmeticaTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/UnidadLogicoAritmeticaTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/memorycontrollertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/memorycontrollertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryControllerTest " "Found entity 1: MemoryControllerTest" {  } { { "tests/MemoryControllerTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/MemoryControllerTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904485 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ForwUnitReg.sv " "Can't analyze file -- file ForwUnitReg.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1604809904494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fowrdunit/forwardunitalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file fowrdunit/forwardunitalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitALU " "Found entity 1: ForwardUnitALU" {  } { { "FowrdUnit/ForwardUnitALU.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/FowrdUnit/ForwardUnitALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fowrdunit/forwardunitreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file fowrdunit/forwardunitreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitReg " "Found entity 1: ForwardUnitReg" {  } { { "FowrdUnit/ForwardUnitReg.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/FowrdUnit/ForwardUnitReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604809904499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604809904499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JmpF1ALUIns1 processor.sv(48) " "Verilog HDL Implicit Net warning at processor.sv(48): created implicit net for \"JmpF1ALUIns1\"" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1604809904500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1604809904664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:PC_Mux " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:PC_Mux\"" {  } { { "processor.sv" "PC_Mux" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop FlipFlop:PC " "Elaborating entity \"FlipFlop\" for hierarchy \"FlipFlop:PC\"" {  } { { "processor.sv" "PC" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma Suma:PC_1 " "Elaborating entity \"Suma\" for hierarchy \"Suma:PC_1\"" {  } { { "processor.sv" "PC_1" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:InsMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:InsMem\"" {  } { { "processor.sv" "InsMem" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904733 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "52 0 127 InstructionMemory.sv(7) " "Verilog HDL warning at InstructionMemory.sv(7): number of words (52) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1604809904739 "|processor|InstructionMemory:InsMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 InstructionMemory.sv(4) " "Net \"ROM.data_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809904745 "|processor|InstructionMemory:InsMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 InstructionMemory.sv(4) " "Net \"ROM.waddr_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809904745 "|processor|InstructionMemory:InsMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 InstructionMemory.sv(4) " "Net \"ROM.we_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809904745 "|processor|InstructionMemory:InsMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CtrlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CtrlUnit\"" {  } { { "processor.sv" "CtrlUnit" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnitDeco ControlUnit:CtrlUnit\|ControlUnitDeco:ALUDeco " "Elaborating entity \"ControlUnitDeco\" for hierarchy \"ControlUnit:CtrlUnit\|ControlUnitDeco:ALUDeco\"" {  } { { "ControlUnit/ControlUnit.sv" "ALUDeco" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ControlUnit/ControlUnit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendDeco ControlUnit:CtrlUnit\|ExtendDeco:ExtDeco " "Elaborating entity \"ExtendDeco\" for hierarchy \"ControlUnit:CtrlUnit\|ExtendDeco:ExtDeco\"" {  } { { "ControlUnit/ControlUnit.sv" "ExtDeco" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ControlUnit/ControlUnit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegFile\"" {  } { { "processor.sv" "RegFile" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:extnd " "Elaborating entity \"Extender\" for hierarchy \"Extender:extnd\"" {  } { { "processor.sv" "extnd" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineMem PipelineMem:pipeMem " "Elaborating entity \"PipelineMem\" for hierarchy \"PipelineMem:pipeMem\"" {  } { { "processor.sv" "pipeMem" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904794 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2o PipelineMem.sv(4) " "Verilog HDL Always Construct warning at PipelineMem.sv(4): inferring latch(es) for variable \"R2o\", which holds its previous value in one or more paths through the always construct" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1604809904796 "|processor|PipelineMem:pipeMem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3o PipelineMem.sv(4) " "Verilog HDL Always Construct warning at PipelineMem.sv(4): inferring latch(es) for variable \"R3o\", which holds its previous value in one or more paths through the always construct" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1604809904796 "|processor|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3o\[0\] PipelineMem.sv(19) " "Inferred latch for \"R3o\[0\]\" at PipelineMem.sv(19)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1604809904798 "|processor|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3o\[1\] PipelineMem.sv(19) " "Inferred latch for \"R3o\[1\]\" at PipelineMem.sv(19)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1604809904798 "|processor|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3o\[2\] PipelineMem.sv(19) " "Inferred latch for \"R3o\[2\]\" at PipelineMem.sv(19)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1604809904798 "|processor|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3o\[3\] PipelineMem.sv(19) " "Inferred latch for \"R3o\[3\]\" at PipelineMem.sv(19)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1604809904798 "|processor|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2o\[0\] PipelineMem.sv(19) " "Inferred latch for \"R2o\[0\]\" at PipelineMem.sv(19)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1604809904798 "|processor|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2o\[1\] PipelineMem.sv(19) " "Inferred latch for \"R2o\[1\]\" at PipelineMem.sv(19)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1604809904798 "|processor|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2o\[2\] PipelineMem.sv(19) " "Inferred latch for \"R2o\[2\]\" at PipelineMem.sv(19)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1604809904798 "|processor|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2o\[3\] PipelineMem.sv(19) " "Inferred latch for \"R2o\[3\]\" at PipelineMem.sv(19)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1604809904799 "|processor|PipelineMem:pipeMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardUnitALU ForwardUnitALU:FwrdUnitALU " "Elaborating entity \"ForwardUnitALU\" for hierarchy \"ForwardUnitALU:FwrdUnitALU\"" {  } { { "processor.sv" "FwrdUnitALU" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadLogicoAritmetica UnidadLogicoAritmetica:ALU " "Elaborating entity \"UnidadLogicoAritmetica\" for hierarchy \"UnidadLogicoAritmetica:ALU\"" {  } { { "processor.sv" "ALU" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Resta UnidadLogicoAritmetica:ALU\|Resta:Res " "Elaborating entity \"Resta\" for hierarchy \"UnidadLogicoAritmetica:ALU\|Resta:Res\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "Res" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion UnidadLogicoAritmetica:ALU\|Multiplicacion:Mul " "Elaborating entity \"Multiplicacion\" for hierarchy \"UnidadLogicoAritmetica:ALU\|Multiplicacion:Mul\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "Mul" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo UnidadLogicoAritmetica:ALU\|Modulo:Mod " "Elaborating entity \"Modulo\" for hierarchy \"UnidadLogicoAritmetica:ALU\|Modulo:Mod\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "Mod" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesplazamientoDerecha UnidadLogicoAritmetica:ALU\|DesplazamientoDerecha:DespDer " "Elaborating entity \"DesplazamientoDerecha\" for hierarchy \"UnidadLogicoAritmetica:ALU\|DesplazamientoDerecha:DespDer\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "DespDer" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8ALU UnidadLogicoAritmetica:ALU\|Mux8ALU:Mux8 " "Elaborating entity \"Mux8ALU\" for hierarchy \"UnidadLogicoAritmetica:ALU\|Mux8ALU:Mux8\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "Mux8" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negativo UnidadLogicoAritmetica:ALU\|Negativo:BanNeg " "Elaborating entity \"Negativo\" for hierarchy \"UnidadLogicoAritmetica:ALU\|Negativo:BanNeg\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "BanNeg" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cero UnidadLogicoAritmetica:ALU\|Cero:BanCer " "Elaborating entity \"Cero\" for hierarchy \"UnidadLogicoAritmetica:ALU\|Cero:BanCer\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "BanCer" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Desborde UnidadLogicoAritmetica:ALU\|Desborde:BanOve " "Elaborating entity \"Desborde\" for hierarchy \"UnidadLogicoAritmetica:ALU\|Desborde:BanOve\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "BanOve" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acarreo UnidadLogicoAritmetica:ALU\|Acarreo:BanCar " "Elaborating entity \"Acarreo\" for hierarchy \"UnidadLogicoAritmetica:ALU\|Acarreo:BanCar\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "BanCar" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condUnit condUnit:CondUnit " "Elaborating entity \"condUnit\" for hierarchy \"condUnit:CondUnit\"" {  } { { "processor.sv" "CondUnit" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineEx PipelineEx:pipeEx " "Elaborating entity \"PipelineEx\" for hierarchy \"PipelineEx:pipeEx\"" {  } { { "processor.sv" "pipeEx" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:ChipSel " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:ChipSel\"" {  } { { "processor.sv" "ChipSel" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory MemoryController:ChipSel\|DataMemory:RAM " "Elaborating entity \"DataMemory\" for hierarchy \"MemoryController:ChipSel\|DataMemory:RAM\"" {  } { { "Memorias/MemoryController.sv" "RAM" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/MemoryController.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageROM MemoryController:ChipSel\|ImageROM:ROM " "Elaborating entity \"ImageROM\" for hierarchy \"MemoryController:ChipSel\|ImageROM:ROM\"" {  } { { "Memorias/MemoryController.sv" "ROM" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/MemoryController.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809904892 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 ImageROM.sv(4) " "Net \"ROM1.data_a\" at ImageROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 ImageROM.sv(4) " "Net \"ROM1.waddr_a\" at ImageROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 ImageROM.sv(5) " "Net \"ROM2.data_a\" at ImageROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 ImageROM.sv(5) " "Net \"ROM2.waddr_a\" at ImageROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 ImageROM.sv(6) " "Net \"ROM3.data_a\" at ImageROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 ImageROM.sv(6) " "Net \"ROM3.waddr_a\" at ImageROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 ImageROM.sv(7) " "Net \"ROM4.data_a\" at ImageROM.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 ImageROM.sv(7) " "Net \"ROM4.waddr_a\" at ImageROM.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.data_a 0 ImageROM.sv(8) " "Net \"ROM5.data_a\" at ImageROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.waddr_a 0 ImageROM.sv(8) " "Net \"ROM5.waddr_a\" at ImageROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.data_a 0 ImageROM.sv(9) " "Net \"ROM6.data_a\" at ImageROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.waddr_a 0 ImageROM.sv(9) " "Net \"ROM6.waddr_a\" at ImageROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM7.data_a 0 ImageROM.sv(10) " "Net \"ROM7.data_a\" at ImageROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM7.waddr_a 0 ImageROM.sv(10) " "Net \"ROM7.waddr_a\" at ImageROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM8.data_a 0 ImageROM.sv(11) " "Net \"ROM8.data_a\" at ImageROM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910396 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM8.waddr_a 0 ImageROM.sv(11) " "Net \"ROM8.waddr_a\" at ImageROM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM9.data_a 0 ImageROM.sv(12) " "Net \"ROM9.data_a\" at ImageROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM9.waddr_a 0 ImageROM.sv(12) " "Net \"ROM9.waddr_a\" at ImageROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM10.data_a 0 ImageROM.sv(13) " "Net \"ROM10.data_a\" at ImageROM.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM10.waddr_a 0 ImageROM.sv(13) " "Net \"ROM10.waddr_a\" at ImageROM.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM11.data_a 0 ImageROM.sv(14) " "Net \"ROM11.data_a\" at ImageROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM11.waddr_a 0 ImageROM.sv(14) " "Net \"ROM11.waddr_a\" at ImageROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM12.data_a 0 ImageROM.sv(15) " "Net \"ROM12.data_a\" at ImageROM.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM12.waddr_a 0 ImageROM.sv(15) " "Net \"ROM12.waddr_a\" at ImageROM.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM13.data_a 0 ImageROM.sv(16) " "Net \"ROM13.data_a\" at ImageROM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM13.waddr_a 0 ImageROM.sv(16) " "Net \"ROM13.waddr_a\" at ImageROM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM14.data_a 0 ImageROM.sv(17) " "Net \"ROM14.data_a\" at ImageROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM14.waddr_a 0 ImageROM.sv(17) " "Net \"ROM14.waddr_a\" at ImageROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM15.data_a 0 ImageROM.sv(18) " "Net \"ROM15.data_a\" at ImageROM.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM15.waddr_a 0 ImageROM.sv(18) " "Net \"ROM15.waddr_a\" at ImageROM.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM16.data_a 0 ImageROM.sv(19) " "Net \"ROM16.data_a\" at ImageROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910397 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM16.waddr_a 0 ImageROM.sv(19) " "Net \"ROM16.waddr_a\" at ImageROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910398 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 ImageROM.sv(4) " "Net \"ROM1.we_a\" at ImageROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910404 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 ImageROM.sv(5) " "Net \"ROM2.we_a\" at ImageROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910404 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 ImageROM.sv(6) " "Net \"ROM3.we_a\" at ImageROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910404 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 ImageROM.sv(7) " "Net \"ROM4.we_a\" at ImageROM.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910405 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.we_a 0 ImageROM.sv(8) " "Net \"ROM5.we_a\" at ImageROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910405 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.we_a 0 ImageROM.sv(9) " "Net \"ROM6.we_a\" at ImageROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910405 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM7.we_a 0 ImageROM.sv(10) " "Net \"ROM7.we_a\" at ImageROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910405 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM8.we_a 0 ImageROM.sv(11) " "Net \"ROM8.we_a\" at ImageROM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910405 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM9.we_a 0 ImageROM.sv(12) " "Net \"ROM9.we_a\" at ImageROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910406 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM10.we_a 0 ImageROM.sv(13) " "Net \"ROM10.we_a\" at ImageROM.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910406 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM11.we_a 0 ImageROM.sv(14) " "Net \"ROM11.we_a\" at ImageROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910406 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM12.we_a 0 ImageROM.sv(15) " "Net \"ROM12.we_a\" at ImageROM.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910406 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM13.we_a 0 ImageROM.sv(16) " "Net \"ROM13.we_a\" at ImageROM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910406 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM14.we_a 0 ImageROM.sv(17) " "Net \"ROM14.we_a\" at ImageROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910406 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM15.we_a 0 ImageROM.sv(18) " "Net \"ROM15.we_a\" at ImageROM.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910406 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM16.we_a 0 ImageROM.sv(19) " "Net \"ROM16.we_a\" at ImageROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/ImageROM/ImageROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604809910406 "|processor|MemoryController:ChipSel|ImageROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineWB PipelineWB:pipeWb " "Elaborating entity \"PipelineWB\" for hierarchy \"PipelineWB:pipeWb\"" {  } { { "processor.sv" "pipeWb" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604809910708 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1604809911142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604809911281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 07 22:31:51 2020 " "Processing ended: Sat Nov 07 22:31:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604809911281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604809911281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604809911281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1604809911281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604809913224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604809913234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 07 22:31:53 2020 " "Processing started: Sat Nov 07 22:31:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604809913234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1604809913234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ProyectoGrupal -c ProyectoGrupal --netlist_type=sgate " "Command: quartus_npp ProyectoGrupal -c ProyectoGrupal --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1604809913234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1604809913532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604809913760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 07 22:31:53 2020 " "Processing ended: Sat Nov 07 22:31:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604809913760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604809913760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604809913760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1604809913760 ""}
