Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Nov 28 15:39:01 2019
| Host         : tld08.see.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_control_sets -verbose -file Snake_Wrapper_control_sets_placed.rpt
| Design       : Snake_Wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    19 |
| Minimum Number of register sites lost to control set restrictions |    64 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           23 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              60 |           26 |
| Yes          | No                    | No                     |              38 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             169 |           68 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------------------+--------------------------------------------------+------------------+----------------+
|      Clock Signal      |                    Enable Signal                   |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG         |                                                    | VGA_Interface/VGA/SS[0]                          |                1 |              1 |
|  CLK_IBUF_BUFG         | MS_Machine/COLOUR_OUT_reg[4]                       | MS_Machine/p_1_in[0]                             |                2 |              4 |
|  Controller/get_Target |                                                    | RESET_IBUF                                       |                1 |              4 |
|  CLK_IBUF_BUFG         |                                                    | MS_Machine/COLOR_TRANSFER_reg[0]_0               |                1 |              6 |
|  CLK_IBUF_BUFG         | VGA_Interface/VGA/V_Counter/trig                   | VGA_Interface/VGA/V_Counter/count_value_reg[5]_0 |                1 |              6 |
|  CLK_IBUF_BUFG         | Controller/SpeedSlowDown/SnakeState_Y_reg[0][0][0] | RESET_IBUF                                       |                3 |              6 |
|  CLK_IBUF_BUFG         | Controller/SpeedSlowDown/SnakeState_X_reg[0][0][0] | RESET_IBUF                                       |                3 |              7 |
|  CLK_IBUF_BUFG         | MS_Machine/COLOUR_OUT_reg[11]                      | MS_Machine/p_1_in[1]                             |                2 |              8 |
|  CLK_25                |                                                    | VGA_Interface/VGA/V_Counter/SR[0]                |                6 |              9 |
|  CLK_25                | VGA_Interface/VGA/H_Counter/E[0]                   | VGA_Interface/VGA/H_Counter/SR[0]                |                3 |             10 |
|  CLK_25                | VGA_Interface/VGA/H_Counter/triggerHorz            |                                                  |                3 |             10 |
|  CLK_IBUF_BUFG         | Controller/random_6_bits_reg[1]                    | RESET_IBUF                                       |                7 |             11 |
|  CLK_IBUF_BUFG         | Controller/Waiting/switch                          |                                                  |                3 |             12 |
|  CLK_25                |                                                    | VGA_Interface/VGA/V_Counter/COLOUR_OUT_reg[11]   |                9 |             12 |
|  CLK_25                |                                                    |                                                  |                6 |             14 |
|  CLK_IBUF_BUFG         | VGA_Interface/VGA/FrameCount_reg[15]_0             |                                                  |                4 |             16 |
|  CLK_IBUF_BUFG         |                                                    | RESET_IBUF                                       |                9 |             32 |
|  CLK_IBUF_BUFG         |                                                    |                                                  |               17 |             35 |
|  CLK_IBUF_BUFG         | Controller/SpeedSlowDown/E[0]                      | RESET_IBUF                                       |               47 |            117 |
+------------------------+----------------------------------------------------+--------------------------------------------------+------------------+----------------+


