
algo_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000728c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800734c  0800734c  0000834c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073b8  080073b8  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080073b8  080073b8  000083b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073c0  080073c0  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073c0  080073c0  000083c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080073c4  080073c4  000083c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080073c8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  2000000c  080073d4  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  080073d4  00009130  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e19d  00000000  00000000  00009034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000218d  00000000  00000000  000171d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c80  00000000  00000000  00019360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009d8  00000000  00000000  00019fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014632  00000000  00000000  0001a9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001049f  00000000  00000000  0002efea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fb87  00000000  00000000  0003f489  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf010  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ca0  00000000  00000000  000bf054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000c1cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007334 	.word	0x08007334

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08007334 	.word	0x08007334

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <Cell>:

	int8_t cost;

};

void Cell(struct Cell* cell){
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
	cell->wallLeft = 0;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	2200      	movs	r2, #0
 8000458:	701a      	strb	r2, [r3, #0]
	cell->wallRight = 0;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	2200      	movs	r2, #0
 800045e:	705a      	strb	r2, [r3, #1]
	cell->wallFront = 0;
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	2200      	movs	r2, #0
 8000464:	709a      	strb	r2, [r3, #2]
	cell->wallBack = 0;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2200      	movs	r2, #0
 800046a:	70da      	strb	r2, [r3, #3]

	cell->bfs_visited = 0;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	2200      	movs	r2, #0
 8000470:	715a      	strb	r2, [r3, #5]
	cell->cost = 0;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	2200      	movs	r2, #0
 8000476:	721a      	strb	r2, [r3, #8]
}
 8000478:	46c0      	nop			@ (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	b002      	add	sp, #8
 800047e:	bd80      	pop	{r7, pc}

08000480 <Maze>:
	int8_t path[path_len][2];
	int8_t plen;

};

void Maze(struct Maze* maze,int8_t destx,int8_t desty){
 8000480:	b590      	push	{r4, r7, lr}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	0008      	movs	r0, r1
 800048a:	0011      	movs	r1, r2
 800048c:	1cfb      	adds	r3, r7, #3
 800048e:	1c02      	adds	r2, r0, #0
 8000490:	701a      	strb	r2, [r3, #0]
 8000492:	1cbb      	adds	r3, r7, #2
 8000494:	1c0a      	adds	r2, r1, #0
 8000496:	701a      	strb	r2, [r3, #0]
    maze->curr_cell[0] = 0;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	2251      	movs	r2, #81	@ 0x51
 800049c:	2100      	movs	r1, #0
 800049e:	5499      	strb	r1, [r3, r2]
    maze->curr_cell[1] = 0;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2252      	movs	r2, #82	@ 0x52
 80004a4:	2100      	movs	r1, #0
 80004a6:	5499      	strb	r1, [r3, r2]

    maze->ISLen = 0;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	22c0      	movs	r2, #192	@ 0xc0
 80004ac:	2100      	movs	r1, #0
 80004ae:	5499      	strb	r1, [r3, r2]

    maze->q_r = -1;  // Should start at -1, not 0
 80004b0:	687a      	ldr	r2, [r7, #4]
 80004b2:	2326      	movs	r3, #38	@ 0x26
 80004b4:	33ff      	adds	r3, #255	@ 0xff
 80004b6:	21ff      	movs	r1, #255	@ 0xff
 80004b8:	54d1      	strb	r1, [r2, r3]
    maze->q_f = -1;  // Should start at -1, not 0
 80004ba:	687a      	ldr	r2, [r7, #4]
 80004bc:	2393      	movs	r3, #147	@ 0x93
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	21ff      	movs	r1, #255	@ 0xff
 80004c2:	54d1      	strb	r1, [r2, r3]

    maze->n_ways = 0;
 80004c4:	687a      	ldr	r2, [r7, #4]
 80004c6:	232a      	movs	r3, #42	@ 0x2a
 80004c8:	33ff      	adds	r3, #255	@ 0xff
 80004ca:	2100      	movs	r1, #0
 80004cc:	54d1      	strb	r1, [r2, r3]
    maze->n_visited = 0;
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	2395      	movs	r3, #149	@ 0x95
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	2100      	movs	r1, #0
 80004d6:	54d1      	strb	r1, [r2, r3]

    maze->prev_removed[0] = -1;
 80004d8:	687a      	ldr	r2, [r7, #4]
 80004da:	232c      	movs	r3, #44	@ 0x2c
 80004dc:	33ff      	adds	r3, #255	@ 0xff
 80004de:	21ff      	movs	r1, #255	@ 0xff
 80004e0:	54d1      	strb	r1, [r2, r3]
    maze->prev_removed[1] = -1;
 80004e2:	687a      	ldr	r2, [r7, #4]
 80004e4:	2396      	movs	r3, #150	@ 0x96
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	21ff      	movs	r1, #255	@ 0xff
 80004ea:	54d1      	strb	r1, [r2, r3]

    maze->exploration_done = 0;
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	232e      	movs	r3, #46	@ 0x2e
 80004f0:	33ff      	adds	r3, #255	@ 0xff
 80004f2:	2100      	movs	r1, #0
 80004f4:	54d1      	strb	r1, [r2, r3]

    maze->dest[0] = destx;
 80004f6:	687a      	ldr	r2, [r7, #4]
 80004f8:	1cf9      	adds	r1, r7, #3
 80004fa:	2397      	movs	r3, #151	@ 0x97
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	7809      	ldrb	r1, [r1, #0]
 8000500:	54d1      	strb	r1, [r2, r3]
    maze->dest[1] = desty;
 8000502:	687a      	ldr	r2, [r7, #4]
 8000504:	1cb9      	adds	r1, r7, #2
 8000506:	2330      	movs	r3, #48	@ 0x30
 8000508:	33ff      	adds	r3, #255	@ 0xff
 800050a:	7809      	ldrb	r1, [r1, #0]
 800050c:	54d1      	strb	r1, [r2, r3]

    maze->orient = 'N';
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	225b      	movs	r2, #91	@ 0x5b
 8000512:	214e      	movs	r1, #78	@ 0x4e
 8000514:	5499      	strb	r1, [r3, r2]

    // Mark starting cell as visited and initialize adjacent cells
    maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited = 1;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2251      	movs	r2, #81	@ 0x51
 800051a:	569b      	ldrsb	r3, [r3, r2]
 800051c:	0018      	movs	r0, r3
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2252      	movs	r2, #82	@ 0x52
 8000522:	569b      	ldrsb	r3, [r3, r2]
 8000524:	6879      	ldr	r1, [r7, #4]
 8000526:	001a      	movs	r2, r3
 8000528:	00d2      	lsls	r2, r2, #3
 800052a:	18d2      	adds	r2, r2, r3
 800052c:	0003      	movs	r3, r0
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	181b      	adds	r3, r3, r0
 8000532:	00d8      	lsls	r0, r3, #3
 8000534:	181b      	adds	r3, r3, r0
 8000536:	18d3      	adds	r3, r2, r3
 8000538:	18cb      	adds	r3, r1, r3
 800053a:	3304      	adds	r3, #4
 800053c:	2201      	movs	r2, #1
 800053e:	701a      	strb	r2, [r3, #0]

    //	Adding starting point to intersection stack
    maze->intersection_stack[maze->ISLen][0] = maze->curr_cell[0];
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	22c0      	movs	r2, #192	@ 0xc0
 8000544:	569b      	ldrsb	r3, [r3, r2]
 8000546:	0018      	movs	r0, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2251      	movs	r2, #81	@ 0x51
 800054c:	5699      	ldrsb	r1, [r3, r2]
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	0003      	movs	r3, r0
 8000552:	332c      	adds	r3, #44	@ 0x2c
 8000554:	005b      	lsls	r3, r3, #1
 8000556:	18d3      	adds	r3, r2, r3
 8000558:	3304      	adds	r3, #4
 800055a:	1c0a      	adds	r2, r1, #0
 800055c:	701a      	strb	r2, [r3, #0]
    maze->intersection_stack[maze->ISLen][1] = maze->curr_cell[1];
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	22c0      	movs	r2, #192	@ 0xc0
 8000562:	569b      	ldrsb	r3, [r3, r2]
 8000564:	001c      	movs	r4, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2252      	movs	r2, #82	@ 0x52
 800056a:	5698      	ldrsb	r0, [r3, r2]
 800056c:	687a      	ldr	r2, [r7, #4]
 800056e:	215d      	movs	r1, #93	@ 0x5d
 8000570:	0063      	lsls	r3, r4, #1
 8000572:	18d3      	adds	r3, r2, r3
 8000574:	185b      	adds	r3, r3, r1
 8000576:	1c02      	adds	r2, r0, #0
 8000578:	701a      	strb	r2, [r3, #0]
    maze->ISLen++;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	22c0      	movs	r2, #192	@ 0xc0
 800057e:	569b      	ldrsb	r3, [r3, r2]
 8000580:	b2db      	uxtb	r3, r3
 8000582:	3301      	adds	r3, #1
 8000584:	b2db      	uxtb	r3, r3
 8000586:	b259      	sxtb	r1, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	22c0      	movs	r2, #192	@ 0xc0
 800058c:	5499      	strb	r1, [r3, r2]

    //cells constructor:
    for(int i=0;i<maze_x_len;i++){
 800058e:	2300      	movs	r3, #0
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	e01b      	b.n	80005cc <Maze+0x14c>
        for(int j=0;j<maze_y_len;j++){
 8000594:	2300      	movs	r3, #0
 8000596:	60bb      	str	r3, [r7, #8]
 8000598:	e012      	b.n	80005c0 <Maze+0x140>
            Cell(&maze->cells[i][j]);
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	001a      	movs	r2, r3
 800059e:	00d2      	lsls	r2, r2, #3
 80005a0:	18d2      	adds	r2, r2, r3
 80005a2:	68f9      	ldr	r1, [r7, #12]
 80005a4:	000b      	movs	r3, r1
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	185b      	adds	r3, r3, r1
 80005aa:	00d9      	lsls	r1, r3, #3
 80005ac:	185b      	adds	r3, r3, r1
 80005ae:	18d3      	adds	r3, r2, r3
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	18d3      	adds	r3, r2, r3
 80005b4:	0018      	movs	r0, r3
 80005b6:	f7ff ff49 	bl	800044c <Cell>
        for(int j=0;j<maze_y_len;j++){
 80005ba:	68bb      	ldr	r3, [r7, #8]
 80005bc:	3301      	adds	r3, #1
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	2b02      	cmp	r3, #2
 80005c4:	dde9      	ble.n	800059a <Maze+0x11a>
    for(int i=0;i<maze_x_len;i++){
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	3301      	adds	r3, #1
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	2b02      	cmp	r3, #2
 80005d0:	dde0      	ble.n	8000594 <Maze+0x114>
        }
    }

    maze->plen = 0;
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	23a2      	movs	r3, #162	@ 0xa2
 80005d6:	005b      	lsls	r3, r3, #1
 80005d8:	2100      	movs	r1, #0
 80005da:	54d1      	strb	r1, [r2, r3]
};
 80005dc:	46c0      	nop			@ (mov r8, r8)
 80005de:	46bd      	mov	sp, r7
 80005e0:	b005      	add	sp, #20
 80005e2:	bd90      	pop	{r4, r7, pc}

080005e4 <Maze_SIM>:

//	Simulator Functions
void Maze_SIM(struct Maze* maze){
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	maze->cells[0][0].wallLeft = 1;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2201      	movs	r2, #1
 80005f0:	701a      	strb	r2, [r3, #0]
	maze->cells[0][0].wallFront = 0;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2200      	movs	r2, #0
 80005f6:	709a      	strb	r2, [r3, #2]
	maze->cells[0][0].wallRight = 1;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	2201      	movs	r2, #1
 80005fc:	705a      	strb	r2, [r3, #1]
	maze->cells[0][0].wallBack = 1;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2201      	movs	r2, #1
 8000602:	70da      	strb	r2, [r3, #3]

	maze->cells[0][1].wallLeft = 1;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2201      	movs	r2, #1
 8000608:	725a      	strb	r2, [r3, #9]
	maze->cells[0][1].wallFront = 1;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2201      	movs	r2, #1
 800060e:	72da      	strb	r2, [r3, #11]
	maze->cells[0][1].wallRight = 0;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	2200      	movs	r2, #0
 8000614:	729a      	strb	r2, [r3, #10]
	maze->cells[0][1].wallBack = 0;
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	2200      	movs	r2, #0
 800061a:	731a      	strb	r2, [r3, #12]

	maze->cells[0][2].wallLeft = 1;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	2201      	movs	r2, #1
 8000620:	749a      	strb	r2, [r3, #18]
	maze->cells[0][2].wallFront = 1;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	2201      	movs	r2, #1
 8000626:	751a      	strb	r2, [r3, #20]
	maze->cells[0][2].wallRight = 0;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2200      	movs	r2, #0
 800062c:	74da      	strb	r2, [r3, #19]
	maze->cells[0][2].wallBack = 1;
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2201      	movs	r2, #1
 8000632:	755a      	strb	r2, [r3, #21]

	maze->cells[1][0].wallLeft = 1;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2201      	movs	r2, #1
 8000638:	76da      	strb	r2, [r3, #27]
	maze->cells[1][0].wallFront = 1;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2201      	movs	r2, #1
 800063e:	775a      	strb	r2, [r3, #29]
	maze->cells[1][0].wallRight = 1;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	771a      	strb	r2, [r3, #28]
	maze->cells[1][0].wallBack = 1;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2201      	movs	r2, #1
 800064a:	779a      	strb	r2, [r3, #30]

	maze->cells[1][1].wallLeft = 0;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2224      	movs	r2, #36	@ 0x24
 8000650:	2100      	movs	r1, #0
 8000652:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallFront = 1;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2226      	movs	r2, #38	@ 0x26
 8000658:	2101      	movs	r1, #1
 800065a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallRight = 0;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2225      	movs	r2, #37	@ 0x25
 8000660:	2100      	movs	r1, #0
 8000662:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallBack = 1;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	2227      	movs	r2, #39	@ 0x27
 8000668:	2101      	movs	r1, #1
 800066a:	5499      	strb	r1, [r3, r2]

	maze->cells[1][2].wallLeft = 0;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	222d      	movs	r2, #45	@ 0x2d
 8000670:	2100      	movs	r1, #0
 8000672:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallFront = 1;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	222f      	movs	r2, #47	@ 0x2f
 8000678:	2101      	movs	r1, #1
 800067a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallRight = 0;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	222e      	movs	r2, #46	@ 0x2e
 8000680:	2100      	movs	r1, #0
 8000682:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallBack = 1;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2230      	movs	r2, #48	@ 0x30
 8000688:	2101      	movs	r1, #1
 800068a:	5499      	strb	r1, [r3, r2]

	maze->cells[2][0].wallLeft = 1;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	2236      	movs	r2, #54	@ 0x36
 8000690:	2101      	movs	r1, #1
 8000692:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallFront = 0;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2238      	movs	r2, #56	@ 0x38
 8000698:	2100      	movs	r1, #0
 800069a:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallRight = 1;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2237      	movs	r2, #55	@ 0x37
 80006a0:	2101      	movs	r1, #1
 80006a2:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallBack = 1;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	2239      	movs	r2, #57	@ 0x39
 80006a8:	2101      	movs	r1, #1
 80006aa:	5499      	strb	r1, [r3, r2]

	maze->cells[2][1].wallLeft = 0;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	223f      	movs	r2, #63	@ 0x3f
 80006b0:	2100      	movs	r1, #0
 80006b2:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallFront = 0;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2241      	movs	r2, #65	@ 0x41
 80006b8:	2100      	movs	r1, #0
 80006ba:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallRight = 1;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2240      	movs	r2, #64	@ 0x40
 80006c0:	2101      	movs	r1, #1
 80006c2:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallBack = 0;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2242      	movs	r2, #66	@ 0x42
 80006c8:	2100      	movs	r1, #0
 80006ca:	5499      	strb	r1, [r3, r2]

	maze->cells[2][2].wallLeft = 0;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2248      	movs	r2, #72	@ 0x48
 80006d0:	2100      	movs	r1, #0
 80006d2:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallFront = 1;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	224a      	movs	r2, #74	@ 0x4a
 80006d8:	2101      	movs	r1, #1
 80006da:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallRight = 1;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2249      	movs	r2, #73	@ 0x49
 80006e0:	2101      	movs	r1, #1
 80006e2:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallBack = 0;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	224b      	movs	r2, #75	@ 0x4b
 80006e8:	2100      	movs	r1, #0
 80006ea:	5499      	strb	r1, [r3, r2]

}
 80006ec:	46c0      	nop			@ (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b002      	add	sp, #8
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <SIM_move_forward>:

void SIM_move_forward(struct Maze* maze){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N') maze->curr_cell[1]++;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	225b      	movs	r2, #91	@ 0x5b
 8000700:	5c9b      	ldrb	r3, [r3, r2]
 8000702:	2b4e      	cmp	r3, #78	@ 0x4e
 8000704:	d10a      	bne.n	800071c <SIM_move_forward+0x28>
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2252      	movs	r2, #82	@ 0x52
 800070a:	569b      	ldrsb	r3, [r3, r2]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	3301      	adds	r3, #1
 8000710:	b2db      	uxtb	r3, r3
 8000712:	b259      	sxtb	r1, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2252      	movs	r2, #82	@ 0x52
 8000718:	5499      	strb	r1, [r3, r2]
	else if(maze->orient=='S') maze->curr_cell[1]--;
	else if(maze->orient=='E') maze->curr_cell[0]++;
	else if(maze->orient=='W') maze->curr_cell[1]--;
}
 800071a:	e02e      	b.n	800077a <SIM_move_forward+0x86>
	else if(maze->orient=='S') maze->curr_cell[1]--;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	225b      	movs	r2, #91	@ 0x5b
 8000720:	5c9b      	ldrb	r3, [r3, r2]
 8000722:	2b53      	cmp	r3, #83	@ 0x53
 8000724:	d10a      	bne.n	800073c <SIM_move_forward+0x48>
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2252      	movs	r2, #82	@ 0x52
 800072a:	569b      	ldrsb	r3, [r3, r2]
 800072c:	b2db      	uxtb	r3, r3
 800072e:	3b01      	subs	r3, #1
 8000730:	b2db      	uxtb	r3, r3
 8000732:	b259      	sxtb	r1, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	2252      	movs	r2, #82	@ 0x52
 8000738:	5499      	strb	r1, [r3, r2]
}
 800073a:	e01e      	b.n	800077a <SIM_move_forward+0x86>
	else if(maze->orient=='E') maze->curr_cell[0]++;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	225b      	movs	r2, #91	@ 0x5b
 8000740:	5c9b      	ldrb	r3, [r3, r2]
 8000742:	2b45      	cmp	r3, #69	@ 0x45
 8000744:	d10a      	bne.n	800075c <SIM_move_forward+0x68>
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2251      	movs	r2, #81	@ 0x51
 800074a:	569b      	ldrsb	r3, [r3, r2]
 800074c:	b2db      	uxtb	r3, r3
 800074e:	3301      	adds	r3, #1
 8000750:	b2db      	uxtb	r3, r3
 8000752:	b259      	sxtb	r1, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2251      	movs	r2, #81	@ 0x51
 8000758:	5499      	strb	r1, [r3, r2]
}
 800075a:	e00e      	b.n	800077a <SIM_move_forward+0x86>
	else if(maze->orient=='W') maze->curr_cell[1]--;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	225b      	movs	r2, #91	@ 0x5b
 8000760:	5c9b      	ldrb	r3, [r3, r2]
 8000762:	2b57      	cmp	r3, #87	@ 0x57
 8000764:	d109      	bne.n	800077a <SIM_move_forward+0x86>
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2252      	movs	r2, #82	@ 0x52
 800076a:	569b      	ldrsb	r3, [r3, r2]
 800076c:	b2db      	uxtb	r3, r3
 800076e:	3b01      	subs	r3, #1
 8000770:	b2db      	uxtb	r3, r3
 8000772:	b259      	sxtb	r1, r3
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2252      	movs	r2, #82	@ 0x52
 8000778:	5499      	strb	r1, [r3, r2]
}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	b002      	add	sp, #8
 8000780:	bd80      	pop	{r7, pc}

08000782 <SIM_turn_right>:

void SIM_turn_right(struct Maze* maze){
 8000782:	b580      	push	{r7, lr}
 8000784:	b082      	sub	sp, #8
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N') maze->orient='E';
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	225b      	movs	r2, #91	@ 0x5b
 800078e:	5c9b      	ldrb	r3, [r3, r2]
 8000790:	2b4e      	cmp	r3, #78	@ 0x4e
 8000792:	d104      	bne.n	800079e <SIM_turn_right+0x1c>
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	225b      	movs	r2, #91	@ 0x5b
 8000798:	2145      	movs	r1, #69	@ 0x45
 800079a:	5499      	strb	r1, [r3, r2]
	else if(maze->orient=='E') maze->orient='S';
	else if(maze->orient=='S') maze->orient='W';
	else if(maze->orient=='W') maze->orient='N';
}
 800079c:	e01c      	b.n	80007d8 <SIM_turn_right+0x56>
	else if(maze->orient=='E') maze->orient='S';
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	225b      	movs	r2, #91	@ 0x5b
 80007a2:	5c9b      	ldrb	r3, [r3, r2]
 80007a4:	2b45      	cmp	r3, #69	@ 0x45
 80007a6:	d104      	bne.n	80007b2 <SIM_turn_right+0x30>
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	225b      	movs	r2, #91	@ 0x5b
 80007ac:	2153      	movs	r1, #83	@ 0x53
 80007ae:	5499      	strb	r1, [r3, r2]
}
 80007b0:	e012      	b.n	80007d8 <SIM_turn_right+0x56>
	else if(maze->orient=='S') maze->orient='W';
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	225b      	movs	r2, #91	@ 0x5b
 80007b6:	5c9b      	ldrb	r3, [r3, r2]
 80007b8:	2b53      	cmp	r3, #83	@ 0x53
 80007ba:	d104      	bne.n	80007c6 <SIM_turn_right+0x44>
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	225b      	movs	r2, #91	@ 0x5b
 80007c0:	2157      	movs	r1, #87	@ 0x57
 80007c2:	5499      	strb	r1, [r3, r2]
}
 80007c4:	e008      	b.n	80007d8 <SIM_turn_right+0x56>
	else if(maze->orient=='W') maze->orient='N';
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	225b      	movs	r2, #91	@ 0x5b
 80007ca:	5c9b      	ldrb	r3, [r3, r2]
 80007cc:	2b57      	cmp	r3, #87	@ 0x57
 80007ce:	d103      	bne.n	80007d8 <SIM_turn_right+0x56>
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	225b      	movs	r2, #91	@ 0x5b
 80007d4:	214e      	movs	r1, #78	@ 0x4e
 80007d6:	5499      	strb	r1, [r3, r2]
}
 80007d8:	46c0      	nop			@ (mov r8, r8)
 80007da:	46bd      	mov	sp, r7
 80007dc:	b002      	add	sp, #8
 80007de:	bd80      	pop	{r7, pc}

080007e0 <SIM_turn_left>:

void SIM_turn_left(struct Maze* maze){
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N') maze->orient='W';
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	225b      	movs	r2, #91	@ 0x5b
 80007ec:	5c9b      	ldrb	r3, [r3, r2]
 80007ee:	2b4e      	cmp	r3, #78	@ 0x4e
 80007f0:	d104      	bne.n	80007fc <SIM_turn_left+0x1c>
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	225b      	movs	r2, #91	@ 0x5b
 80007f6:	2157      	movs	r1, #87	@ 0x57
 80007f8:	5499      	strb	r1, [r3, r2]
	else if(maze->orient=='E') maze->orient='N';
	else if(maze->orient=='S') maze->orient='E';
	else if(maze->orient=='W') maze->orient='S';
}
 80007fa:	e01c      	b.n	8000836 <SIM_turn_left+0x56>
	else if(maze->orient=='E') maze->orient='N';
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	225b      	movs	r2, #91	@ 0x5b
 8000800:	5c9b      	ldrb	r3, [r3, r2]
 8000802:	2b45      	cmp	r3, #69	@ 0x45
 8000804:	d104      	bne.n	8000810 <SIM_turn_left+0x30>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	225b      	movs	r2, #91	@ 0x5b
 800080a:	214e      	movs	r1, #78	@ 0x4e
 800080c:	5499      	strb	r1, [r3, r2]
}
 800080e:	e012      	b.n	8000836 <SIM_turn_left+0x56>
	else if(maze->orient=='S') maze->orient='E';
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	225b      	movs	r2, #91	@ 0x5b
 8000814:	5c9b      	ldrb	r3, [r3, r2]
 8000816:	2b53      	cmp	r3, #83	@ 0x53
 8000818:	d104      	bne.n	8000824 <SIM_turn_left+0x44>
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	225b      	movs	r2, #91	@ 0x5b
 800081e:	2145      	movs	r1, #69	@ 0x45
 8000820:	5499      	strb	r1, [r3, r2]
}
 8000822:	e008      	b.n	8000836 <SIM_turn_left+0x56>
	else if(maze->orient=='W') maze->orient='S';
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	225b      	movs	r2, #91	@ 0x5b
 8000828:	5c9b      	ldrb	r3, [r3, r2]
 800082a:	2b57      	cmp	r3, #87	@ 0x57
 800082c:	d103      	bne.n	8000836 <SIM_turn_left+0x56>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	225b      	movs	r2, #91	@ 0x5b
 8000832:	2153      	movs	r1, #83	@ 0x53
 8000834:	5499      	strb	r1, [r3, r2]
}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	b002      	add	sp, #8
 800083c:	bd80      	pop	{r7, pc}

0800083e <SIM_wall_left>:

uint8_t SIM_wall_left(struct Maze* maze){
 800083e:	b580      	push	{r7, lr}
 8000840:	b082      	sub	sp, #8
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	225b      	movs	r2, #91	@ 0x5b
 800084a:	5c9b      	ldrb	r3, [r3, r2]
 800084c:	2b4e      	cmp	r3, #78	@ 0x4e
 800084e:	d115      	bne.n	800087c <SIM_wall_left+0x3e>
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2251      	movs	r2, #81	@ 0x51
 8000854:	569b      	ldrsb	r3, [r3, r2]
 8000856:	0018      	movs	r0, r3
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2252      	movs	r2, #82	@ 0x52
 800085c:	569b      	ldrsb	r3, [r3, r2]
 800085e:	6879      	ldr	r1, [r7, #4]
 8000860:	001a      	movs	r2, r3
 8000862:	00d2      	lsls	r2, r2, #3
 8000864:	18d2      	adds	r2, r2, r3
 8000866:	0003      	movs	r3, r0
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	181b      	adds	r3, r3, r0
 800086c:	00d8      	lsls	r0, r3, #3
 800086e:	181b      	adds	r3, r3, r0
 8000870:	18d3      	adds	r3, r2, r3
 8000872:	5c5b      	ldrb	r3, [r3, r1]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d101      	bne.n	800087c <SIM_wall_left+0x3e>
 8000878:	2301      	movs	r3, #1
 800087a:	e057      	b.n	800092c <SIM_wall_left+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	225b      	movs	r2, #91	@ 0x5b
 8000880:	5c9b      	ldrb	r3, [r3, r2]
 8000882:	2b45      	cmp	r3, #69	@ 0x45
 8000884:	d117      	bne.n	80008b6 <SIM_wall_left+0x78>
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2251      	movs	r2, #81	@ 0x51
 800088a:	569b      	ldrsb	r3, [r3, r2]
 800088c:	0018      	movs	r0, r3
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	2252      	movs	r2, #82	@ 0x52
 8000892:	569b      	ldrsb	r3, [r3, r2]
 8000894:	6879      	ldr	r1, [r7, #4]
 8000896:	001a      	movs	r2, r3
 8000898:	00d2      	lsls	r2, r2, #3
 800089a:	18d2      	adds	r2, r2, r3
 800089c:	0003      	movs	r3, r0
 800089e:	005b      	lsls	r3, r3, #1
 80008a0:	181b      	adds	r3, r3, r0
 80008a2:	00d8      	lsls	r0, r3, #3
 80008a4:	181b      	adds	r3, r3, r0
 80008a6:	18d3      	adds	r3, r2, r3
 80008a8:	18cb      	adds	r3, r1, r3
 80008aa:	3302      	adds	r3, #2
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b01      	cmp	r3, #1
 80008b0:	d101      	bne.n	80008b6 <SIM_wall_left+0x78>
 80008b2:	2301      	movs	r3, #1
 80008b4:	e03a      	b.n	800092c <SIM_wall_left+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	225b      	movs	r2, #91	@ 0x5b
 80008ba:	5c9b      	ldrb	r3, [r3, r2]
 80008bc:	2b53      	cmp	r3, #83	@ 0x53
 80008be:	d117      	bne.n	80008f0 <SIM_wall_left+0xb2>
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	2251      	movs	r2, #81	@ 0x51
 80008c4:	569b      	ldrsb	r3, [r3, r2]
 80008c6:	0018      	movs	r0, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2252      	movs	r2, #82	@ 0x52
 80008cc:	569b      	ldrsb	r3, [r3, r2]
 80008ce:	6879      	ldr	r1, [r7, #4]
 80008d0:	001a      	movs	r2, r3
 80008d2:	00d2      	lsls	r2, r2, #3
 80008d4:	18d2      	adds	r2, r2, r3
 80008d6:	0003      	movs	r3, r0
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	181b      	adds	r3, r3, r0
 80008dc:	00d8      	lsls	r0, r3, #3
 80008de:	181b      	adds	r3, r3, r0
 80008e0:	18d3      	adds	r3, r2, r3
 80008e2:	18cb      	adds	r3, r1, r3
 80008e4:	3301      	adds	r3, #1
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d101      	bne.n	80008f0 <SIM_wall_left+0xb2>
 80008ec:	2301      	movs	r3, #1
 80008ee:	e01d      	b.n	800092c <SIM_wall_left+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	225b      	movs	r2, #91	@ 0x5b
 80008f4:	5c9b      	ldrb	r3, [r3, r2]
 80008f6:	2b57      	cmp	r3, #87	@ 0x57
 80008f8:	d117      	bne.n	800092a <SIM_wall_left+0xec>
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2251      	movs	r2, #81	@ 0x51
 80008fe:	569b      	ldrsb	r3, [r3, r2]
 8000900:	0018      	movs	r0, r3
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	2252      	movs	r2, #82	@ 0x52
 8000906:	569b      	ldrsb	r3, [r3, r2]
 8000908:	6879      	ldr	r1, [r7, #4]
 800090a:	001a      	movs	r2, r3
 800090c:	00d2      	lsls	r2, r2, #3
 800090e:	18d2      	adds	r2, r2, r3
 8000910:	0003      	movs	r3, r0
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	181b      	adds	r3, r3, r0
 8000916:	00d8      	lsls	r0, r3, #3
 8000918:	181b      	adds	r3, r3, r0
 800091a:	18d3      	adds	r3, r2, r3
 800091c:	18cb      	adds	r3, r1, r3
 800091e:	3303      	adds	r3, #3
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	2b01      	cmp	r3, #1
 8000924:	d101      	bne.n	800092a <SIM_wall_left+0xec>
 8000926:	2301      	movs	r3, #1
 8000928:	e000      	b.n	800092c <SIM_wall_left+0xee>
	return 0;
 800092a:	2300      	movs	r3, #0
}
 800092c:	0018      	movs	r0, r3
 800092e:	46bd      	mov	sp, r7
 8000930:	b002      	add	sp, #8
 8000932:	bd80      	pop	{r7, pc}

08000934 <SIM_wall_right>:
uint8_t SIM_wall_right(struct Maze* maze){
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	225b      	movs	r2, #91	@ 0x5b
 8000940:	5c9b      	ldrb	r3, [r3, r2]
 8000942:	2b4e      	cmp	r3, #78	@ 0x4e
 8000944:	d117      	bne.n	8000976 <SIM_wall_right+0x42>
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2251      	movs	r2, #81	@ 0x51
 800094a:	569b      	ldrsb	r3, [r3, r2]
 800094c:	0018      	movs	r0, r3
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2252      	movs	r2, #82	@ 0x52
 8000952:	569b      	ldrsb	r3, [r3, r2]
 8000954:	6879      	ldr	r1, [r7, #4]
 8000956:	001a      	movs	r2, r3
 8000958:	00d2      	lsls	r2, r2, #3
 800095a:	18d2      	adds	r2, r2, r3
 800095c:	0003      	movs	r3, r0
 800095e:	005b      	lsls	r3, r3, #1
 8000960:	181b      	adds	r3, r3, r0
 8000962:	00d8      	lsls	r0, r3, #3
 8000964:	181b      	adds	r3, r3, r0
 8000966:	18d3      	adds	r3, r2, r3
 8000968:	18cb      	adds	r3, r1, r3
 800096a:	3301      	adds	r3, #1
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d101      	bne.n	8000976 <SIM_wall_right+0x42>
 8000972:	2301      	movs	r3, #1
 8000974:	e055      	b.n	8000a22 <SIM_wall_right+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	225b      	movs	r2, #91	@ 0x5b
 800097a:	5c9b      	ldrb	r3, [r3, r2]
 800097c:	2b45      	cmp	r3, #69	@ 0x45
 800097e:	d117      	bne.n	80009b0 <SIM_wall_right+0x7c>
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2251      	movs	r2, #81	@ 0x51
 8000984:	569b      	ldrsb	r3, [r3, r2]
 8000986:	0018      	movs	r0, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2252      	movs	r2, #82	@ 0x52
 800098c:	569b      	ldrsb	r3, [r3, r2]
 800098e:	6879      	ldr	r1, [r7, #4]
 8000990:	001a      	movs	r2, r3
 8000992:	00d2      	lsls	r2, r2, #3
 8000994:	18d2      	adds	r2, r2, r3
 8000996:	0003      	movs	r3, r0
 8000998:	005b      	lsls	r3, r3, #1
 800099a:	181b      	adds	r3, r3, r0
 800099c:	00d8      	lsls	r0, r3, #3
 800099e:	181b      	adds	r3, r3, r0
 80009a0:	18d3      	adds	r3, r2, r3
 80009a2:	18cb      	adds	r3, r1, r3
 80009a4:	3303      	adds	r3, #3
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d101      	bne.n	80009b0 <SIM_wall_right+0x7c>
 80009ac:	2301      	movs	r3, #1
 80009ae:	e038      	b.n	8000a22 <SIM_wall_right+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	225b      	movs	r2, #91	@ 0x5b
 80009b4:	5c9b      	ldrb	r3, [r3, r2]
 80009b6:	2b53      	cmp	r3, #83	@ 0x53
 80009b8:	d115      	bne.n	80009e6 <SIM_wall_right+0xb2>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	2251      	movs	r2, #81	@ 0x51
 80009be:	569b      	ldrsb	r3, [r3, r2]
 80009c0:	0018      	movs	r0, r3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2252      	movs	r2, #82	@ 0x52
 80009c6:	569b      	ldrsb	r3, [r3, r2]
 80009c8:	6879      	ldr	r1, [r7, #4]
 80009ca:	001a      	movs	r2, r3
 80009cc:	00d2      	lsls	r2, r2, #3
 80009ce:	18d2      	adds	r2, r2, r3
 80009d0:	0003      	movs	r3, r0
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	181b      	adds	r3, r3, r0
 80009d6:	00d8      	lsls	r0, r3, #3
 80009d8:	181b      	adds	r3, r3, r0
 80009da:	18d3      	adds	r3, r2, r3
 80009dc:	5c5b      	ldrb	r3, [r3, r1]
 80009de:	2b01      	cmp	r3, #1
 80009e0:	d101      	bne.n	80009e6 <SIM_wall_right+0xb2>
 80009e2:	2301      	movs	r3, #1
 80009e4:	e01d      	b.n	8000a22 <SIM_wall_right+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	225b      	movs	r2, #91	@ 0x5b
 80009ea:	5c9b      	ldrb	r3, [r3, r2]
 80009ec:	2b57      	cmp	r3, #87	@ 0x57
 80009ee:	d117      	bne.n	8000a20 <SIM_wall_right+0xec>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	2251      	movs	r2, #81	@ 0x51
 80009f4:	569b      	ldrsb	r3, [r3, r2]
 80009f6:	0018      	movs	r0, r3
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2252      	movs	r2, #82	@ 0x52
 80009fc:	569b      	ldrsb	r3, [r3, r2]
 80009fe:	6879      	ldr	r1, [r7, #4]
 8000a00:	001a      	movs	r2, r3
 8000a02:	00d2      	lsls	r2, r2, #3
 8000a04:	18d2      	adds	r2, r2, r3
 8000a06:	0003      	movs	r3, r0
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	181b      	adds	r3, r3, r0
 8000a0c:	00d8      	lsls	r0, r3, #3
 8000a0e:	181b      	adds	r3, r3, r0
 8000a10:	18d3      	adds	r3, r2, r3
 8000a12:	18cb      	adds	r3, r1, r3
 8000a14:	3302      	adds	r3, #2
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d101      	bne.n	8000a20 <SIM_wall_right+0xec>
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	e000      	b.n	8000a22 <SIM_wall_right+0xee>
	return 0;
 8000a20:	2300      	movs	r3, #0
}
 8000a22:	0018      	movs	r0, r3
 8000a24:	46bd      	mov	sp, r7
 8000a26:	b002      	add	sp, #8
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <SIM_wall_front>:
uint8_t SIM_wall_front(struct Maze* maze){
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	225b      	movs	r2, #91	@ 0x5b
 8000a36:	5c9b      	ldrb	r3, [r3, r2]
 8000a38:	2b4e      	cmp	r3, #78	@ 0x4e
 8000a3a:	d117      	bne.n	8000a6c <SIM_wall_front+0x42>
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2251      	movs	r2, #81	@ 0x51
 8000a40:	569b      	ldrsb	r3, [r3, r2]
 8000a42:	0018      	movs	r0, r3
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2252      	movs	r2, #82	@ 0x52
 8000a48:	569b      	ldrsb	r3, [r3, r2]
 8000a4a:	6879      	ldr	r1, [r7, #4]
 8000a4c:	001a      	movs	r2, r3
 8000a4e:	00d2      	lsls	r2, r2, #3
 8000a50:	18d2      	adds	r2, r2, r3
 8000a52:	0003      	movs	r3, r0
 8000a54:	005b      	lsls	r3, r3, #1
 8000a56:	181b      	adds	r3, r3, r0
 8000a58:	00d8      	lsls	r0, r3, #3
 8000a5a:	181b      	adds	r3, r3, r0
 8000a5c:	18d3      	adds	r3, r2, r3
 8000a5e:	18cb      	adds	r3, r1, r3
 8000a60:	3302      	adds	r3, #2
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b01      	cmp	r3, #1
 8000a66:	d101      	bne.n	8000a6c <SIM_wall_front+0x42>
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e055      	b.n	8000b18 <SIM_wall_front+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	225b      	movs	r2, #91	@ 0x5b
 8000a70:	5c9b      	ldrb	r3, [r3, r2]
 8000a72:	2b45      	cmp	r3, #69	@ 0x45
 8000a74:	d117      	bne.n	8000aa6 <SIM_wall_front+0x7c>
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2251      	movs	r2, #81	@ 0x51
 8000a7a:	569b      	ldrsb	r3, [r3, r2]
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2252      	movs	r2, #82	@ 0x52
 8000a82:	569b      	ldrsb	r3, [r3, r2]
 8000a84:	6879      	ldr	r1, [r7, #4]
 8000a86:	001a      	movs	r2, r3
 8000a88:	00d2      	lsls	r2, r2, #3
 8000a8a:	18d2      	adds	r2, r2, r3
 8000a8c:	0003      	movs	r3, r0
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	181b      	adds	r3, r3, r0
 8000a92:	00d8      	lsls	r0, r3, #3
 8000a94:	181b      	adds	r3, r3, r0
 8000a96:	18d3      	adds	r3, r2, r3
 8000a98:	18cb      	adds	r3, r1, r3
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d101      	bne.n	8000aa6 <SIM_wall_front+0x7c>
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e038      	b.n	8000b18 <SIM_wall_front+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	225b      	movs	r2, #91	@ 0x5b
 8000aaa:	5c9b      	ldrb	r3, [r3, r2]
 8000aac:	2b53      	cmp	r3, #83	@ 0x53
 8000aae:	d117      	bne.n	8000ae0 <SIM_wall_front+0xb6>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2251      	movs	r2, #81	@ 0x51
 8000ab4:	569b      	ldrsb	r3, [r3, r2]
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2252      	movs	r2, #82	@ 0x52
 8000abc:	569b      	ldrsb	r3, [r3, r2]
 8000abe:	6879      	ldr	r1, [r7, #4]
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	00d2      	lsls	r2, r2, #3
 8000ac4:	18d2      	adds	r2, r2, r3
 8000ac6:	0003      	movs	r3, r0
 8000ac8:	005b      	lsls	r3, r3, #1
 8000aca:	181b      	adds	r3, r3, r0
 8000acc:	00d8      	lsls	r0, r3, #3
 8000ace:	181b      	adds	r3, r3, r0
 8000ad0:	18d3      	adds	r3, r2, r3
 8000ad2:	18cb      	adds	r3, r1, r3
 8000ad4:	3303      	adds	r3, #3
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d101      	bne.n	8000ae0 <SIM_wall_front+0xb6>
 8000adc:	2301      	movs	r3, #1
 8000ade:	e01b      	b.n	8000b18 <SIM_wall_front+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	225b      	movs	r2, #91	@ 0x5b
 8000ae4:	5c9b      	ldrb	r3, [r3, r2]
 8000ae6:	2b57      	cmp	r3, #87	@ 0x57
 8000ae8:	d115      	bne.n	8000b16 <SIM_wall_front+0xec>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2251      	movs	r2, #81	@ 0x51
 8000aee:	569b      	ldrsb	r3, [r3, r2]
 8000af0:	0018      	movs	r0, r3
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2252      	movs	r2, #82	@ 0x52
 8000af6:	569b      	ldrsb	r3, [r3, r2]
 8000af8:	6879      	ldr	r1, [r7, #4]
 8000afa:	001a      	movs	r2, r3
 8000afc:	00d2      	lsls	r2, r2, #3
 8000afe:	18d2      	adds	r2, r2, r3
 8000b00:	0003      	movs	r3, r0
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	181b      	adds	r3, r3, r0
 8000b06:	00d8      	lsls	r0, r3, #3
 8000b08:	181b      	adds	r3, r3, r0
 8000b0a:	18d3      	adds	r3, r2, r3
 8000b0c:	5c5b      	ldrb	r3, [r3, r1]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d101      	bne.n	8000b16 <SIM_wall_front+0xec>
 8000b12:	2301      	movs	r3, #1
 8000b14:	e000      	b.n	8000b18 <SIM_wall_front+0xee>
	return 0;
 8000b16:	2300      	movs	r3, #0
}
 8000b18:	0018      	movs	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	b002      	add	sp, #8
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <SIM_wall_back>:
uint8_t SIM_wall_back(struct Maze* maze){
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	225b      	movs	r2, #91	@ 0x5b
 8000b2c:	5c9b      	ldrb	r3, [r3, r2]
 8000b2e:	2b4e      	cmp	r3, #78	@ 0x4e
 8000b30:	d117      	bne.n	8000b62 <SIM_wall_back+0x42>
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2251      	movs	r2, #81	@ 0x51
 8000b36:	569b      	ldrsb	r3, [r3, r2]
 8000b38:	0018      	movs	r0, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2252      	movs	r2, #82	@ 0x52
 8000b3e:	569b      	ldrsb	r3, [r3, r2]
 8000b40:	6879      	ldr	r1, [r7, #4]
 8000b42:	001a      	movs	r2, r3
 8000b44:	00d2      	lsls	r2, r2, #3
 8000b46:	18d2      	adds	r2, r2, r3
 8000b48:	0003      	movs	r3, r0
 8000b4a:	005b      	lsls	r3, r3, #1
 8000b4c:	181b      	adds	r3, r3, r0
 8000b4e:	00d8      	lsls	r0, r3, #3
 8000b50:	181b      	adds	r3, r3, r0
 8000b52:	18d3      	adds	r3, r2, r3
 8000b54:	18cb      	adds	r3, r1, r3
 8000b56:	3303      	adds	r3, #3
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d101      	bne.n	8000b62 <SIM_wall_back+0x42>
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e055      	b.n	8000c0e <SIM_wall_back+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	225b      	movs	r2, #91	@ 0x5b
 8000b66:	5c9b      	ldrb	r3, [r3, r2]
 8000b68:	2b45      	cmp	r3, #69	@ 0x45
 8000b6a:	d115      	bne.n	8000b98 <SIM_wall_back+0x78>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2251      	movs	r2, #81	@ 0x51
 8000b70:	569b      	ldrsb	r3, [r3, r2]
 8000b72:	0018      	movs	r0, r3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2252      	movs	r2, #82	@ 0x52
 8000b78:	569b      	ldrsb	r3, [r3, r2]
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	001a      	movs	r2, r3
 8000b7e:	00d2      	lsls	r2, r2, #3
 8000b80:	18d2      	adds	r2, r2, r3
 8000b82:	0003      	movs	r3, r0
 8000b84:	005b      	lsls	r3, r3, #1
 8000b86:	181b      	adds	r3, r3, r0
 8000b88:	00d8      	lsls	r0, r3, #3
 8000b8a:	181b      	adds	r3, r3, r0
 8000b8c:	18d3      	adds	r3, r2, r3
 8000b8e:	5c5b      	ldrb	r3, [r3, r1]
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d101      	bne.n	8000b98 <SIM_wall_back+0x78>
 8000b94:	2301      	movs	r3, #1
 8000b96:	e03a      	b.n	8000c0e <SIM_wall_back+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	225b      	movs	r2, #91	@ 0x5b
 8000b9c:	5c9b      	ldrb	r3, [r3, r2]
 8000b9e:	2b53      	cmp	r3, #83	@ 0x53
 8000ba0:	d117      	bne.n	8000bd2 <SIM_wall_back+0xb2>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2251      	movs	r2, #81	@ 0x51
 8000ba6:	569b      	ldrsb	r3, [r3, r2]
 8000ba8:	0018      	movs	r0, r3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2252      	movs	r2, #82	@ 0x52
 8000bae:	569b      	ldrsb	r3, [r3, r2]
 8000bb0:	6879      	ldr	r1, [r7, #4]
 8000bb2:	001a      	movs	r2, r3
 8000bb4:	00d2      	lsls	r2, r2, #3
 8000bb6:	18d2      	adds	r2, r2, r3
 8000bb8:	0003      	movs	r3, r0
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	181b      	adds	r3, r3, r0
 8000bbe:	00d8      	lsls	r0, r3, #3
 8000bc0:	181b      	adds	r3, r3, r0
 8000bc2:	18d3      	adds	r3, r2, r3
 8000bc4:	18cb      	adds	r3, r1, r3
 8000bc6:	3302      	adds	r3, #2
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d101      	bne.n	8000bd2 <SIM_wall_back+0xb2>
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e01d      	b.n	8000c0e <SIM_wall_back+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	225b      	movs	r2, #91	@ 0x5b
 8000bd6:	5c9b      	ldrb	r3, [r3, r2]
 8000bd8:	2b57      	cmp	r3, #87	@ 0x57
 8000bda:	d117      	bne.n	8000c0c <SIM_wall_back+0xec>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2251      	movs	r2, #81	@ 0x51
 8000be0:	569b      	ldrsb	r3, [r3, r2]
 8000be2:	0018      	movs	r0, r3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2252      	movs	r2, #82	@ 0x52
 8000be8:	569b      	ldrsb	r3, [r3, r2]
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	001a      	movs	r2, r3
 8000bee:	00d2      	lsls	r2, r2, #3
 8000bf0:	18d2      	adds	r2, r2, r3
 8000bf2:	0003      	movs	r3, r0
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	181b      	adds	r3, r3, r0
 8000bf8:	00d8      	lsls	r0, r3, #3
 8000bfa:	181b      	adds	r3, r3, r0
 8000bfc:	18d3      	adds	r3, r2, r3
 8000bfe:	18cb      	adds	r3, r1, r3
 8000c00:	3301      	adds	r3, #1
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d101      	bne.n	8000c0c <SIM_wall_back+0xec>
 8000c08:	2301      	movs	r3, #1
 8000c0a:	e000      	b.n	8000c0e <SIM_wall_back+0xee>
	return 0;
 8000c0c:	2300      	movs	r3, #0
}
 8000c0e:	0018      	movs	r0, r3
 8000c10:	46bd      	mov	sp, r7
 8000c12:	b002      	add	sp, #8
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <update_walls>:


//	Algorithm functions:
void update_walls(struct Maze* maze,struct Maze* sim_maze){
 8000c16:	b580      	push	{r7, lr}
 8000c18:	b082      	sub	sp, #8
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	6078      	str	r0, [r7, #4]
 8000c1e:	6039      	str	r1, [r7, #0]
    if (maze->orient == 'N')
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	225b      	movs	r2, #91	@ 0x5b
 8000c24:	5c9b      	ldrb	r3, [r3, r2]
 8000c26:	2b4e      	cmp	r3, #78	@ 0x4e
 8000c28:	d000      	beq.n	8000c2c <update_walls+0x16>
 8000c2a:	e0d8      	b.n	8000dde <update_walls+0x1c8>
    {
        // multiple sensors can report walls; check each independently
        if (SIM_wall_left(sim_maze)==1)
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f7ff fe05 	bl	800083e <SIM_wall_left>
 8000c34:	0003      	movs	r3, r0
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d12c      	bne.n	8000c94 <update_walls+0x7e>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2251      	movs	r2, #81	@ 0x51
 8000c3e:	569b      	ldrsb	r3, [r3, r2]
 8000c40:	0018      	movs	r0, r3
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2252      	movs	r2, #82	@ 0x52
 8000c46:	569b      	ldrsb	r3, [r3, r2]
 8000c48:	6879      	ldr	r1, [r7, #4]
 8000c4a:	001a      	movs	r2, r3
 8000c4c:	00d2      	lsls	r2, r2, #3
 8000c4e:	18d2      	adds	r2, r2, r3
 8000c50:	0003      	movs	r3, r0
 8000c52:	005b      	lsls	r3, r3, #1
 8000c54:	181b      	adds	r3, r3, r0
 8000c56:	00d8      	lsls	r0, r3, #3
 8000c58:	181b      	adds	r3, r3, r0
 8000c5a:	18d3      	adds	r3, r2, r3
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	545a      	strb	r2, [r3, r1]
            // symmetric update: neighbor to the west has right wall
            if (maze->curr_cell[0] > 0)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2251      	movs	r2, #81	@ 0x51
 8000c64:	569b      	ldrsb	r3, [r3, r2]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	dd14      	ble.n	8000c94 <update_walls+0x7e>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2251      	movs	r2, #81	@ 0x51
 8000c6e:	569b      	ldrsb	r3, [r3, r2]
 8000c70:	1e59      	subs	r1, r3, #1
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2252      	movs	r2, #82	@ 0x52
 8000c76:	569b      	ldrsb	r3, [r3, r2]
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	001a      	movs	r2, r3
 8000c7c:	00d2      	lsls	r2, r2, #3
 8000c7e:	18d2      	adds	r2, r2, r3
 8000c80:	000b      	movs	r3, r1
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	185b      	adds	r3, r3, r1
 8000c86:	00d9      	lsls	r1, r3, #3
 8000c88:	185b      	adds	r3, r3, r1
 8000c8a:	18d3      	adds	r3, r2, r3
 8000c8c:	18c3      	adds	r3, r0, r3
 8000c8e:	3301      	adds	r3, #1
 8000c90:	2201      	movs	r2, #1
 8000c92:	701a      	strb	r2, [r3, #0]
        }
        if (SIM_wall_right(sim_maze)==1)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	0018      	movs	r0, r3
 8000c98:	f7ff fe4c 	bl	8000934 <SIM_wall_right>
 8000c9c:	0003      	movs	r3, r0
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d12c      	bne.n	8000cfc <update_walls+0xe6>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2251      	movs	r2, #81	@ 0x51
 8000ca6:	569b      	ldrsb	r3, [r3, r2]
 8000ca8:	0018      	movs	r0, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2252      	movs	r2, #82	@ 0x52
 8000cae:	569b      	ldrsb	r3, [r3, r2]
 8000cb0:	6879      	ldr	r1, [r7, #4]
 8000cb2:	001a      	movs	r2, r3
 8000cb4:	00d2      	lsls	r2, r2, #3
 8000cb6:	18d2      	adds	r2, r2, r3
 8000cb8:	0003      	movs	r3, r0
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	181b      	adds	r3, r3, r0
 8000cbe:	00d8      	lsls	r0, r3, #3
 8000cc0:	181b      	adds	r3, r3, r0
 8000cc2:	18d3      	adds	r3, r2, r3
 8000cc4:	18cb      	adds	r3, r1, r3
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	2201      	movs	r2, #1
 8000cca:	701a      	strb	r2, [r3, #0]
            // symmetric update: neighbor to the east has left wall
            if (maze->curr_cell[0] < 15)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2251      	movs	r2, #81	@ 0x51
 8000cd0:	569b      	ldrsb	r3, [r3, r2]
 8000cd2:	2b0e      	cmp	r3, #14
 8000cd4:	dc12      	bgt.n	8000cfc <update_walls+0xe6>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2251      	movs	r2, #81	@ 0x51
 8000cda:	569b      	ldrsb	r3, [r3, r2]
 8000cdc:	1c59      	adds	r1, r3, #1
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2252      	movs	r2, #82	@ 0x52
 8000ce2:	569b      	ldrsb	r3, [r3, r2]
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	001a      	movs	r2, r3
 8000ce8:	00d2      	lsls	r2, r2, #3
 8000cea:	18d2      	adds	r2, r2, r3
 8000cec:	000b      	movs	r3, r1
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	185b      	adds	r3, r3, r1
 8000cf2:	00d9      	lsls	r1, r3, #3
 8000cf4:	185b      	adds	r3, r3, r1
 8000cf6:	18d3      	adds	r3, r2, r3
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	541a      	strb	r2, [r3, r0]
        }
        if (SIM_wall_front(sim_maze)==1)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f7ff fe93 	bl	8000a2a <SIM_wall_front>
 8000d04:	0003      	movs	r3, r0
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d12f      	bne.n	8000d6a <update_walls+0x154>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2251      	movs	r2, #81	@ 0x51
 8000d0e:	569b      	ldrsb	r3, [r3, r2]
 8000d10:	0018      	movs	r0, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2252      	movs	r2, #82	@ 0x52
 8000d16:	569b      	ldrsb	r3, [r3, r2]
 8000d18:	6879      	ldr	r1, [r7, #4]
 8000d1a:	001a      	movs	r2, r3
 8000d1c:	00d2      	lsls	r2, r2, #3
 8000d1e:	18d2      	adds	r2, r2, r3
 8000d20:	0003      	movs	r3, r0
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	181b      	adds	r3, r3, r0
 8000d26:	00d8      	lsls	r0, r3, #3
 8000d28:	181b      	adds	r3, r3, r0
 8000d2a:	18d3      	adds	r3, r2, r3
 8000d2c:	18cb      	adds	r3, r1, r3
 8000d2e:	3302      	adds	r3, #2
 8000d30:	2201      	movs	r2, #1
 8000d32:	701a      	strb	r2, [r3, #0]
            // symmetric update: neighbor to the north has back wall
            if (maze->curr_cell[1] < 15)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2252      	movs	r2, #82	@ 0x52
 8000d38:	569b      	ldrsb	r3, [r3, r2]
 8000d3a:	2b0e      	cmp	r3, #14
 8000d3c:	dc15      	bgt.n	8000d6a <update_walls+0x154>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2251      	movs	r2, #81	@ 0x51
 8000d42:	569b      	ldrsb	r3, [r3, r2]
 8000d44:	0018      	movs	r0, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2252      	movs	r2, #82	@ 0x52
 8000d4a:	569b      	ldrsb	r3, [r3, r2]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	6879      	ldr	r1, [r7, #4]
 8000d50:	001a      	movs	r2, r3
 8000d52:	00d2      	lsls	r2, r2, #3
 8000d54:	18d2      	adds	r2, r2, r3
 8000d56:	0003      	movs	r3, r0
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	181b      	adds	r3, r3, r0
 8000d5c:	00d8      	lsls	r0, r3, #3
 8000d5e:	181b      	adds	r3, r3, r0
 8000d60:	18d3      	adds	r3, r2, r3
 8000d62:	18cb      	adds	r3, r1, r3
 8000d64:	3303      	adds	r3, #3
 8000d66:	2201      	movs	r2, #1
 8000d68:	701a      	strb	r2, [r3, #0]
        }
        if (SIM_wall_back(sim_maze)==1)
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f7ff fed7 	bl	8000b20 <SIM_wall_back>
 8000d72:	0003      	movs	r3, r0
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d000      	beq.n	8000d7a <update_walls+0x164>
 8000d78:	e2cb      	b.n	8001312 <update_walls+0x6fc>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2251      	movs	r2, #81	@ 0x51
 8000d7e:	569b      	ldrsb	r3, [r3, r2]
 8000d80:	0018      	movs	r0, r3
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2252      	movs	r2, #82	@ 0x52
 8000d86:	569b      	ldrsb	r3, [r3, r2]
 8000d88:	6879      	ldr	r1, [r7, #4]
 8000d8a:	001a      	movs	r2, r3
 8000d8c:	00d2      	lsls	r2, r2, #3
 8000d8e:	18d2      	adds	r2, r2, r3
 8000d90:	0003      	movs	r3, r0
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	181b      	adds	r3, r3, r0
 8000d96:	00d8      	lsls	r0, r3, #3
 8000d98:	181b      	adds	r3, r3, r0
 8000d9a:	18d3      	adds	r3, r2, r3
 8000d9c:	18cb      	adds	r3, r1, r3
 8000d9e:	3303      	adds	r3, #3
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
            // symmetric update: neighbor to the south has front wall
            if (maze->curr_cell[1] > 0)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2252      	movs	r2, #82	@ 0x52
 8000da8:	569b      	ldrsb	r3, [r3, r2]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	dc00      	bgt.n	8000db0 <update_walls+0x19a>
 8000dae:	e2b0      	b.n	8001312 <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2251      	movs	r2, #81	@ 0x51
 8000db4:	569b      	ldrsb	r3, [r3, r2]
 8000db6:	0018      	movs	r0, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2252      	movs	r2, #82	@ 0x52
 8000dbc:	569b      	ldrsb	r3, [r3, r2]
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	6879      	ldr	r1, [r7, #4]
 8000dc2:	001a      	movs	r2, r3
 8000dc4:	00d2      	lsls	r2, r2, #3
 8000dc6:	18d2      	adds	r2, r2, r3
 8000dc8:	0003      	movs	r3, r0
 8000dca:	005b      	lsls	r3, r3, #1
 8000dcc:	181b      	adds	r3, r3, r0
 8000dce:	00d8      	lsls	r0, r3, #3
 8000dd0:	181b      	adds	r3, r3, r0
 8000dd2:	18d3      	adds	r3, r2, r3
 8000dd4:	18cb      	adds	r3, r1, r3
 8000dd6:	3302      	adds	r3, #2
 8000dd8:	2201      	movs	r2, #1
 8000dda:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        // //log("Error updating walls!");
    }
}
 8000ddc:	e299      	b.n	8001312 <update_walls+0x6fc>
    else if (maze->orient == 'E')
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	225b      	movs	r2, #91	@ 0x5b
 8000de2:	5c9b      	ldrb	r3, [r3, r2]
 8000de4:	2b45      	cmp	r3, #69	@ 0x45
 8000de6:	d000      	beq.n	8000dea <update_walls+0x1d4>
 8000de8:	e0d8      	b.n	8000f9c <update_walls+0x386>
        if (SIM_wall_left(sim_maze)==1)
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	0018      	movs	r0, r3
 8000dee:	f7ff fd26 	bl	800083e <SIM_wall_left>
 8000df2:	0003      	movs	r3, r0
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d12f      	bne.n	8000e58 <update_walls+0x242>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2251      	movs	r2, #81	@ 0x51
 8000dfc:	569b      	ldrsb	r3, [r3, r2]
 8000dfe:	0018      	movs	r0, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2252      	movs	r2, #82	@ 0x52
 8000e04:	569b      	ldrsb	r3, [r3, r2]
 8000e06:	6879      	ldr	r1, [r7, #4]
 8000e08:	001a      	movs	r2, r3
 8000e0a:	00d2      	lsls	r2, r2, #3
 8000e0c:	18d2      	adds	r2, r2, r3
 8000e0e:	0003      	movs	r3, r0
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	181b      	adds	r3, r3, r0
 8000e14:	00d8      	lsls	r0, r3, #3
 8000e16:	181b      	adds	r3, r3, r0
 8000e18:	18d3      	adds	r3, r2, r3
 8000e1a:	18cb      	adds	r3, r1, r3
 8000e1c:	3302      	adds	r3, #2
 8000e1e:	2201      	movs	r2, #1
 8000e20:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] < 15)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2252      	movs	r2, #82	@ 0x52
 8000e26:	569b      	ldrsb	r3, [r3, r2]
 8000e28:	2b0e      	cmp	r3, #14
 8000e2a:	dc15      	bgt.n	8000e58 <update_walls+0x242>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2251      	movs	r2, #81	@ 0x51
 8000e30:	569b      	ldrsb	r3, [r3, r2]
 8000e32:	0018      	movs	r0, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2252      	movs	r2, #82	@ 0x52
 8000e38:	569b      	ldrsb	r3, [r3, r2]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	6879      	ldr	r1, [r7, #4]
 8000e3e:	001a      	movs	r2, r3
 8000e40:	00d2      	lsls	r2, r2, #3
 8000e42:	18d2      	adds	r2, r2, r3
 8000e44:	0003      	movs	r3, r0
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	181b      	adds	r3, r3, r0
 8000e4a:	00d8      	lsls	r0, r3, #3
 8000e4c:	181b      	adds	r3, r3, r0
 8000e4e:	18d3      	adds	r3, r2, r3
 8000e50:	18cb      	adds	r3, r1, r3
 8000e52:	3303      	adds	r3, #3
 8000e54:	2201      	movs	r2, #1
 8000e56:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_right(sim_maze)==1)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f7ff fd6a 	bl	8000934 <SIM_wall_right>
 8000e60:	0003      	movs	r3, r0
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d12f      	bne.n	8000ec6 <update_walls+0x2b0>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2251      	movs	r2, #81	@ 0x51
 8000e6a:	569b      	ldrsb	r3, [r3, r2]
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2252      	movs	r2, #82	@ 0x52
 8000e72:	569b      	ldrsb	r3, [r3, r2]
 8000e74:	6879      	ldr	r1, [r7, #4]
 8000e76:	001a      	movs	r2, r3
 8000e78:	00d2      	lsls	r2, r2, #3
 8000e7a:	18d2      	adds	r2, r2, r3
 8000e7c:	0003      	movs	r3, r0
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	181b      	adds	r3, r3, r0
 8000e82:	00d8      	lsls	r0, r3, #3
 8000e84:	181b      	adds	r3, r3, r0
 8000e86:	18d3      	adds	r3, r2, r3
 8000e88:	18cb      	adds	r3, r1, r3
 8000e8a:	3303      	adds	r3, #3
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] > 0)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2252      	movs	r2, #82	@ 0x52
 8000e94:	569b      	ldrsb	r3, [r3, r2]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	dd15      	ble.n	8000ec6 <update_walls+0x2b0>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2251      	movs	r2, #81	@ 0x51
 8000e9e:	569b      	ldrsb	r3, [r3, r2]
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2252      	movs	r2, #82	@ 0x52
 8000ea6:	569b      	ldrsb	r3, [r3, r2]
 8000ea8:	3b01      	subs	r3, #1
 8000eaa:	6879      	ldr	r1, [r7, #4]
 8000eac:	001a      	movs	r2, r3
 8000eae:	00d2      	lsls	r2, r2, #3
 8000eb0:	18d2      	adds	r2, r2, r3
 8000eb2:	0003      	movs	r3, r0
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	181b      	adds	r3, r3, r0
 8000eb8:	00d8      	lsls	r0, r3, #3
 8000eba:	181b      	adds	r3, r3, r0
 8000ebc:	18d3      	adds	r3, r2, r3
 8000ebe:	18cb      	adds	r3, r1, r3
 8000ec0:	3302      	adds	r3, #2
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_front(sim_maze)==1)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f7ff fdae 	bl	8000a2a <SIM_wall_front>
 8000ece:	0003      	movs	r3, r0
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d12c      	bne.n	8000f2e <update_walls+0x318>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2251      	movs	r2, #81	@ 0x51
 8000ed8:	569b      	ldrsb	r3, [r3, r2]
 8000eda:	0018      	movs	r0, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2252      	movs	r2, #82	@ 0x52
 8000ee0:	569b      	ldrsb	r3, [r3, r2]
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	001a      	movs	r2, r3
 8000ee6:	00d2      	lsls	r2, r2, #3
 8000ee8:	18d2      	adds	r2, r2, r3
 8000eea:	0003      	movs	r3, r0
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	181b      	adds	r3, r3, r0
 8000ef0:	00d8      	lsls	r0, r3, #3
 8000ef2:	181b      	adds	r3, r3, r0
 8000ef4:	18d3      	adds	r3, r2, r3
 8000ef6:	18cb      	adds	r3, r1, r3
 8000ef8:	3301      	adds	r3, #1
 8000efa:	2201      	movs	r2, #1
 8000efc:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[0] < 15)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2251      	movs	r2, #81	@ 0x51
 8000f02:	569b      	ldrsb	r3, [r3, r2]
 8000f04:	2b0e      	cmp	r3, #14
 8000f06:	dc12      	bgt.n	8000f2e <update_walls+0x318>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2251      	movs	r2, #81	@ 0x51
 8000f0c:	569b      	ldrsb	r3, [r3, r2]
 8000f0e:	1c59      	adds	r1, r3, #1
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2252      	movs	r2, #82	@ 0x52
 8000f14:	569b      	ldrsb	r3, [r3, r2]
 8000f16:	6878      	ldr	r0, [r7, #4]
 8000f18:	001a      	movs	r2, r3
 8000f1a:	00d2      	lsls	r2, r2, #3
 8000f1c:	18d2      	adds	r2, r2, r3
 8000f1e:	000b      	movs	r3, r1
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	185b      	adds	r3, r3, r1
 8000f24:	00d9      	lsls	r1, r3, #3
 8000f26:	185b      	adds	r3, r3, r1
 8000f28:	18d3      	adds	r3, r2, r3
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	541a      	strb	r2, [r3, r0]
        if (SIM_wall_back(sim_maze)==1)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	0018      	movs	r0, r3
 8000f32:	f7ff fdf5 	bl	8000b20 <SIM_wall_back>
 8000f36:	0003      	movs	r3, r0
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d000      	beq.n	8000f3e <update_walls+0x328>
 8000f3c:	e1e9      	b.n	8001312 <update_walls+0x6fc>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2251      	movs	r2, #81	@ 0x51
 8000f42:	569b      	ldrsb	r3, [r3, r2]
 8000f44:	0018      	movs	r0, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2252      	movs	r2, #82	@ 0x52
 8000f4a:	569b      	ldrsb	r3, [r3, r2]
 8000f4c:	6879      	ldr	r1, [r7, #4]
 8000f4e:	001a      	movs	r2, r3
 8000f50:	00d2      	lsls	r2, r2, #3
 8000f52:	18d2      	adds	r2, r2, r3
 8000f54:	0003      	movs	r3, r0
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	181b      	adds	r3, r3, r0
 8000f5a:	00d8      	lsls	r0, r3, #3
 8000f5c:	181b      	adds	r3, r3, r0
 8000f5e:	18d3      	adds	r3, r2, r3
 8000f60:	2201      	movs	r2, #1
 8000f62:	545a      	strb	r2, [r3, r1]
            if (maze->curr_cell[0] > 0)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2251      	movs	r2, #81	@ 0x51
 8000f68:	569b      	ldrsb	r3, [r3, r2]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	dc00      	bgt.n	8000f70 <update_walls+0x35a>
 8000f6e:	e1d0      	b.n	8001312 <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2251      	movs	r2, #81	@ 0x51
 8000f74:	569b      	ldrsb	r3, [r3, r2]
 8000f76:	1e59      	subs	r1, r3, #1
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2252      	movs	r2, #82	@ 0x52
 8000f7c:	569b      	ldrsb	r3, [r3, r2]
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	001a      	movs	r2, r3
 8000f82:	00d2      	lsls	r2, r2, #3
 8000f84:	18d2      	adds	r2, r2, r3
 8000f86:	000b      	movs	r3, r1
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	185b      	adds	r3, r3, r1
 8000f8c:	00d9      	lsls	r1, r3, #3
 8000f8e:	185b      	adds	r3, r3, r1
 8000f90:	18d3      	adds	r3, r2, r3
 8000f92:	18c3      	adds	r3, r0, r3
 8000f94:	3301      	adds	r3, #1
 8000f96:	2201      	movs	r2, #1
 8000f98:	701a      	strb	r2, [r3, #0]
}
 8000f9a:	e1ba      	b.n	8001312 <update_walls+0x6fc>
    else if (maze->orient == 'S')
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	225b      	movs	r2, #91	@ 0x5b
 8000fa0:	5c9b      	ldrb	r3, [r3, r2]
 8000fa2:	2b53      	cmp	r3, #83	@ 0x53
 8000fa4:	d000      	beq.n	8000fa8 <update_walls+0x392>
 8000fa6:	e0d8      	b.n	800115a <update_walls+0x544>
        if (SIM_wall_left(sim_maze)==1)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	0018      	movs	r0, r3
 8000fac:	f7ff fc47 	bl	800083e <SIM_wall_left>
 8000fb0:	0003      	movs	r3, r0
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d12c      	bne.n	8001010 <update_walls+0x3fa>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2251      	movs	r2, #81	@ 0x51
 8000fba:	569b      	ldrsb	r3, [r3, r2]
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2252      	movs	r2, #82	@ 0x52
 8000fc2:	569b      	ldrsb	r3, [r3, r2]
 8000fc4:	6879      	ldr	r1, [r7, #4]
 8000fc6:	001a      	movs	r2, r3
 8000fc8:	00d2      	lsls	r2, r2, #3
 8000fca:	18d2      	adds	r2, r2, r3
 8000fcc:	0003      	movs	r3, r0
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	181b      	adds	r3, r3, r0
 8000fd2:	00d8      	lsls	r0, r3, #3
 8000fd4:	181b      	adds	r3, r3, r0
 8000fd6:	18d3      	adds	r3, r2, r3
 8000fd8:	18cb      	adds	r3, r1, r3
 8000fda:	3301      	adds	r3, #1
 8000fdc:	2201      	movs	r2, #1
 8000fde:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[0] < 15)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2251      	movs	r2, #81	@ 0x51
 8000fe4:	569b      	ldrsb	r3, [r3, r2]
 8000fe6:	2b0e      	cmp	r3, #14
 8000fe8:	dc12      	bgt.n	8001010 <update_walls+0x3fa>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2251      	movs	r2, #81	@ 0x51
 8000fee:	569b      	ldrsb	r3, [r3, r2]
 8000ff0:	1c59      	adds	r1, r3, #1
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2252      	movs	r2, #82	@ 0x52
 8000ff6:	569b      	ldrsb	r3, [r3, r2]
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	001a      	movs	r2, r3
 8000ffc:	00d2      	lsls	r2, r2, #3
 8000ffe:	18d2      	adds	r2, r2, r3
 8001000:	000b      	movs	r3, r1
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	185b      	adds	r3, r3, r1
 8001006:	00d9      	lsls	r1, r3, #3
 8001008:	185b      	adds	r3, r3, r1
 800100a:	18d3      	adds	r3, r2, r3
 800100c:	2201      	movs	r2, #1
 800100e:	541a      	strb	r2, [r3, r0]
        if (SIM_wall_right(sim_maze)==1)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	0018      	movs	r0, r3
 8001014:	f7ff fc8e 	bl	8000934 <SIM_wall_right>
 8001018:	0003      	movs	r3, r0
 800101a:	2b01      	cmp	r3, #1
 800101c:	d12c      	bne.n	8001078 <update_walls+0x462>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2251      	movs	r2, #81	@ 0x51
 8001022:	569b      	ldrsb	r3, [r3, r2]
 8001024:	0018      	movs	r0, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2252      	movs	r2, #82	@ 0x52
 800102a:	569b      	ldrsb	r3, [r3, r2]
 800102c:	6879      	ldr	r1, [r7, #4]
 800102e:	001a      	movs	r2, r3
 8001030:	00d2      	lsls	r2, r2, #3
 8001032:	18d2      	adds	r2, r2, r3
 8001034:	0003      	movs	r3, r0
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	181b      	adds	r3, r3, r0
 800103a:	00d8      	lsls	r0, r3, #3
 800103c:	181b      	adds	r3, r3, r0
 800103e:	18d3      	adds	r3, r2, r3
 8001040:	2201      	movs	r2, #1
 8001042:	545a      	strb	r2, [r3, r1]
            if (maze->curr_cell[0] > 0)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2251      	movs	r2, #81	@ 0x51
 8001048:	569b      	ldrsb	r3, [r3, r2]
 800104a:	2b00      	cmp	r3, #0
 800104c:	dd14      	ble.n	8001078 <update_walls+0x462>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2251      	movs	r2, #81	@ 0x51
 8001052:	569b      	ldrsb	r3, [r3, r2]
 8001054:	1e59      	subs	r1, r3, #1
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2252      	movs	r2, #82	@ 0x52
 800105a:	569b      	ldrsb	r3, [r3, r2]
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	001a      	movs	r2, r3
 8001060:	00d2      	lsls	r2, r2, #3
 8001062:	18d2      	adds	r2, r2, r3
 8001064:	000b      	movs	r3, r1
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	185b      	adds	r3, r3, r1
 800106a:	00d9      	lsls	r1, r3, #3
 800106c:	185b      	adds	r3, r3, r1
 800106e:	18d3      	adds	r3, r2, r3
 8001070:	18c3      	adds	r3, r0, r3
 8001072:	3301      	adds	r3, #1
 8001074:	2201      	movs	r2, #1
 8001076:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_front(sim_maze)==1)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	0018      	movs	r0, r3
 800107c:	f7ff fcd5 	bl	8000a2a <SIM_wall_front>
 8001080:	0003      	movs	r3, r0
 8001082:	2b01      	cmp	r3, #1
 8001084:	d12f      	bne.n	80010e6 <update_walls+0x4d0>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2251      	movs	r2, #81	@ 0x51
 800108a:	569b      	ldrsb	r3, [r3, r2]
 800108c:	0018      	movs	r0, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2252      	movs	r2, #82	@ 0x52
 8001092:	569b      	ldrsb	r3, [r3, r2]
 8001094:	6879      	ldr	r1, [r7, #4]
 8001096:	001a      	movs	r2, r3
 8001098:	00d2      	lsls	r2, r2, #3
 800109a:	18d2      	adds	r2, r2, r3
 800109c:	0003      	movs	r3, r0
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	181b      	adds	r3, r3, r0
 80010a2:	00d8      	lsls	r0, r3, #3
 80010a4:	181b      	adds	r3, r3, r0
 80010a6:	18d3      	adds	r3, r2, r3
 80010a8:	18cb      	adds	r3, r1, r3
 80010aa:	3303      	adds	r3, #3
 80010ac:	2201      	movs	r2, #1
 80010ae:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] > 0)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2252      	movs	r2, #82	@ 0x52
 80010b4:	569b      	ldrsb	r3, [r3, r2]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	dd15      	ble.n	80010e6 <update_walls+0x4d0>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2251      	movs	r2, #81	@ 0x51
 80010be:	569b      	ldrsb	r3, [r3, r2]
 80010c0:	0018      	movs	r0, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2252      	movs	r2, #82	@ 0x52
 80010c6:	569b      	ldrsb	r3, [r3, r2]
 80010c8:	3b01      	subs	r3, #1
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	001a      	movs	r2, r3
 80010ce:	00d2      	lsls	r2, r2, #3
 80010d0:	18d2      	adds	r2, r2, r3
 80010d2:	0003      	movs	r3, r0
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	181b      	adds	r3, r3, r0
 80010d8:	00d8      	lsls	r0, r3, #3
 80010da:	181b      	adds	r3, r3, r0
 80010dc:	18d3      	adds	r3, r2, r3
 80010de:	18cb      	adds	r3, r1, r3
 80010e0:	3302      	adds	r3, #2
 80010e2:	2201      	movs	r2, #1
 80010e4:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_back(sim_maze)==1)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	0018      	movs	r0, r3
 80010ea:	f7ff fd19 	bl	8000b20 <SIM_wall_back>
 80010ee:	0003      	movs	r3, r0
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d000      	beq.n	80010f6 <update_walls+0x4e0>
 80010f4:	e10d      	b.n	8001312 <update_walls+0x6fc>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2251      	movs	r2, #81	@ 0x51
 80010fa:	569b      	ldrsb	r3, [r3, r2]
 80010fc:	0018      	movs	r0, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2252      	movs	r2, #82	@ 0x52
 8001102:	569b      	ldrsb	r3, [r3, r2]
 8001104:	6879      	ldr	r1, [r7, #4]
 8001106:	001a      	movs	r2, r3
 8001108:	00d2      	lsls	r2, r2, #3
 800110a:	18d2      	adds	r2, r2, r3
 800110c:	0003      	movs	r3, r0
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	181b      	adds	r3, r3, r0
 8001112:	00d8      	lsls	r0, r3, #3
 8001114:	181b      	adds	r3, r3, r0
 8001116:	18d3      	adds	r3, r2, r3
 8001118:	18cb      	adds	r3, r1, r3
 800111a:	3302      	adds	r3, #2
 800111c:	2201      	movs	r2, #1
 800111e:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] < 15)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2252      	movs	r2, #82	@ 0x52
 8001124:	569b      	ldrsb	r3, [r3, r2]
 8001126:	2b0e      	cmp	r3, #14
 8001128:	dd00      	ble.n	800112c <update_walls+0x516>
 800112a:	e0f2      	b.n	8001312 <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2251      	movs	r2, #81	@ 0x51
 8001130:	569b      	ldrsb	r3, [r3, r2]
 8001132:	0018      	movs	r0, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2252      	movs	r2, #82	@ 0x52
 8001138:	569b      	ldrsb	r3, [r3, r2]
 800113a:	3301      	adds	r3, #1
 800113c:	6879      	ldr	r1, [r7, #4]
 800113e:	001a      	movs	r2, r3
 8001140:	00d2      	lsls	r2, r2, #3
 8001142:	18d2      	adds	r2, r2, r3
 8001144:	0003      	movs	r3, r0
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	181b      	adds	r3, r3, r0
 800114a:	00d8      	lsls	r0, r3, #3
 800114c:	181b      	adds	r3, r3, r0
 800114e:	18d3      	adds	r3, r2, r3
 8001150:	18cb      	adds	r3, r1, r3
 8001152:	3303      	adds	r3, #3
 8001154:	2201      	movs	r2, #1
 8001156:	701a      	strb	r2, [r3, #0]
}
 8001158:	e0db      	b.n	8001312 <update_walls+0x6fc>
    else if (maze->orient == 'W')
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	225b      	movs	r2, #91	@ 0x5b
 800115e:	5c9b      	ldrb	r3, [r3, r2]
 8001160:	2b57      	cmp	r3, #87	@ 0x57
 8001162:	d000      	beq.n	8001166 <update_walls+0x550>
 8001164:	e0d5      	b.n	8001312 <update_walls+0x6fc>
        if (SIM_wall_left(sim_maze)==1)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	0018      	movs	r0, r3
 800116a:	f7ff fb68 	bl	800083e <SIM_wall_left>
 800116e:	0003      	movs	r3, r0
 8001170:	2b01      	cmp	r3, #1
 8001172:	d12f      	bne.n	80011d4 <update_walls+0x5be>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2251      	movs	r2, #81	@ 0x51
 8001178:	569b      	ldrsb	r3, [r3, r2]
 800117a:	0018      	movs	r0, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2252      	movs	r2, #82	@ 0x52
 8001180:	569b      	ldrsb	r3, [r3, r2]
 8001182:	6879      	ldr	r1, [r7, #4]
 8001184:	001a      	movs	r2, r3
 8001186:	00d2      	lsls	r2, r2, #3
 8001188:	18d2      	adds	r2, r2, r3
 800118a:	0003      	movs	r3, r0
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	181b      	adds	r3, r3, r0
 8001190:	00d8      	lsls	r0, r3, #3
 8001192:	181b      	adds	r3, r3, r0
 8001194:	18d3      	adds	r3, r2, r3
 8001196:	18cb      	adds	r3, r1, r3
 8001198:	3303      	adds	r3, #3
 800119a:	2201      	movs	r2, #1
 800119c:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] > 0)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2252      	movs	r2, #82	@ 0x52
 80011a2:	569b      	ldrsb	r3, [r3, r2]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	dd15      	ble.n	80011d4 <update_walls+0x5be>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2251      	movs	r2, #81	@ 0x51
 80011ac:	569b      	ldrsb	r3, [r3, r2]
 80011ae:	0018      	movs	r0, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2252      	movs	r2, #82	@ 0x52
 80011b4:	569b      	ldrsb	r3, [r3, r2]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	6879      	ldr	r1, [r7, #4]
 80011ba:	001a      	movs	r2, r3
 80011bc:	00d2      	lsls	r2, r2, #3
 80011be:	18d2      	adds	r2, r2, r3
 80011c0:	0003      	movs	r3, r0
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	181b      	adds	r3, r3, r0
 80011c6:	00d8      	lsls	r0, r3, #3
 80011c8:	181b      	adds	r3, r3, r0
 80011ca:	18d3      	adds	r3, r2, r3
 80011cc:	18cb      	adds	r3, r1, r3
 80011ce:	3302      	adds	r3, #2
 80011d0:	2201      	movs	r2, #1
 80011d2:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_right(sim_maze)==1)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	0018      	movs	r0, r3
 80011d8:	f7ff fbac 	bl	8000934 <SIM_wall_right>
 80011dc:	0003      	movs	r3, r0
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d12f      	bne.n	8001242 <update_walls+0x62c>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2251      	movs	r2, #81	@ 0x51
 80011e6:	569b      	ldrsb	r3, [r3, r2]
 80011e8:	0018      	movs	r0, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2252      	movs	r2, #82	@ 0x52
 80011ee:	569b      	ldrsb	r3, [r3, r2]
 80011f0:	6879      	ldr	r1, [r7, #4]
 80011f2:	001a      	movs	r2, r3
 80011f4:	00d2      	lsls	r2, r2, #3
 80011f6:	18d2      	adds	r2, r2, r3
 80011f8:	0003      	movs	r3, r0
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	181b      	adds	r3, r3, r0
 80011fe:	00d8      	lsls	r0, r3, #3
 8001200:	181b      	adds	r3, r3, r0
 8001202:	18d3      	adds	r3, r2, r3
 8001204:	18cb      	adds	r3, r1, r3
 8001206:	3302      	adds	r3, #2
 8001208:	2201      	movs	r2, #1
 800120a:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] < 15)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2252      	movs	r2, #82	@ 0x52
 8001210:	569b      	ldrsb	r3, [r3, r2]
 8001212:	2b0e      	cmp	r3, #14
 8001214:	dc15      	bgt.n	8001242 <update_walls+0x62c>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2251      	movs	r2, #81	@ 0x51
 800121a:	569b      	ldrsb	r3, [r3, r2]
 800121c:	0018      	movs	r0, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2252      	movs	r2, #82	@ 0x52
 8001222:	569b      	ldrsb	r3, [r3, r2]
 8001224:	3301      	adds	r3, #1
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	001a      	movs	r2, r3
 800122a:	00d2      	lsls	r2, r2, #3
 800122c:	18d2      	adds	r2, r2, r3
 800122e:	0003      	movs	r3, r0
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	181b      	adds	r3, r3, r0
 8001234:	00d8      	lsls	r0, r3, #3
 8001236:	181b      	adds	r3, r3, r0
 8001238:	18d3      	adds	r3, r2, r3
 800123a:	18cb      	adds	r3, r1, r3
 800123c:	3303      	adds	r3, #3
 800123e:	2201      	movs	r2, #1
 8001240:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_front(sim_maze)==1)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	0018      	movs	r0, r3
 8001246:	f7ff fbf0 	bl	8000a2a <SIM_wall_front>
 800124a:	0003      	movs	r3, r0
 800124c:	2b01      	cmp	r3, #1
 800124e:	d12c      	bne.n	80012aa <update_walls+0x694>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2251      	movs	r2, #81	@ 0x51
 8001254:	569b      	ldrsb	r3, [r3, r2]
 8001256:	0018      	movs	r0, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2252      	movs	r2, #82	@ 0x52
 800125c:	569b      	ldrsb	r3, [r3, r2]
 800125e:	6879      	ldr	r1, [r7, #4]
 8001260:	001a      	movs	r2, r3
 8001262:	00d2      	lsls	r2, r2, #3
 8001264:	18d2      	adds	r2, r2, r3
 8001266:	0003      	movs	r3, r0
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	181b      	adds	r3, r3, r0
 800126c:	00d8      	lsls	r0, r3, #3
 800126e:	181b      	adds	r3, r3, r0
 8001270:	18d3      	adds	r3, r2, r3
 8001272:	2201      	movs	r2, #1
 8001274:	545a      	strb	r2, [r3, r1]
            if (maze->curr_cell[0] > 0)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2251      	movs	r2, #81	@ 0x51
 800127a:	569b      	ldrsb	r3, [r3, r2]
 800127c:	2b00      	cmp	r3, #0
 800127e:	dd14      	ble.n	80012aa <update_walls+0x694>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2251      	movs	r2, #81	@ 0x51
 8001284:	569b      	ldrsb	r3, [r3, r2]
 8001286:	1e59      	subs	r1, r3, #1
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2252      	movs	r2, #82	@ 0x52
 800128c:	569b      	ldrsb	r3, [r3, r2]
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	001a      	movs	r2, r3
 8001292:	00d2      	lsls	r2, r2, #3
 8001294:	18d2      	adds	r2, r2, r3
 8001296:	000b      	movs	r3, r1
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	185b      	adds	r3, r3, r1
 800129c:	00d9      	lsls	r1, r3, #3
 800129e:	185b      	adds	r3, r3, r1
 80012a0:	18d3      	adds	r3, r2, r3
 80012a2:	18c3      	adds	r3, r0, r3
 80012a4:	3301      	adds	r3, #1
 80012a6:	2201      	movs	r2, #1
 80012a8:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_back(sim_maze)==1)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	0018      	movs	r0, r3
 80012ae:	f7ff fc37 	bl	8000b20 <SIM_wall_back>
 80012b2:	0003      	movs	r3, r0
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d12c      	bne.n	8001312 <update_walls+0x6fc>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2251      	movs	r2, #81	@ 0x51
 80012bc:	569b      	ldrsb	r3, [r3, r2]
 80012be:	0018      	movs	r0, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2252      	movs	r2, #82	@ 0x52
 80012c4:	569b      	ldrsb	r3, [r3, r2]
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	001a      	movs	r2, r3
 80012ca:	00d2      	lsls	r2, r2, #3
 80012cc:	18d2      	adds	r2, r2, r3
 80012ce:	0003      	movs	r3, r0
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	181b      	adds	r3, r3, r0
 80012d4:	00d8      	lsls	r0, r3, #3
 80012d6:	181b      	adds	r3, r3, r0
 80012d8:	18d3      	adds	r3, r2, r3
 80012da:	18cb      	adds	r3, r1, r3
 80012dc:	3301      	adds	r3, #1
 80012de:	2201      	movs	r2, #1
 80012e0:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[0] < 15)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2251      	movs	r2, #81	@ 0x51
 80012e6:	569b      	ldrsb	r3, [r3, r2]
 80012e8:	2b0e      	cmp	r3, #14
 80012ea:	dc12      	bgt.n	8001312 <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2251      	movs	r2, #81	@ 0x51
 80012f0:	569b      	ldrsb	r3, [r3, r2]
 80012f2:	1c59      	adds	r1, r3, #1
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2252      	movs	r2, #82	@ 0x52
 80012f8:	569b      	ldrsb	r3, [r3, r2]
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	001a      	movs	r2, r3
 80012fe:	00d2      	lsls	r2, r2, #3
 8001300:	18d2      	adds	r2, r2, r3
 8001302:	000b      	movs	r3, r1
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	185b      	adds	r3, r3, r1
 8001308:	00d9      	lsls	r1, r3, #3
 800130a:	185b      	adds	r3, r3, r1
 800130c:	18d3      	adds	r3, r2, r3
 800130e:	2201      	movs	r2, #1
 8001310:	541a      	strb	r2, [r3, r0]
}
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	46bd      	mov	sp, r7
 8001316:	b002      	add	sp, #8
 8001318:	bd80      	pop	{r7, pc}

0800131a <update_adjacents>:

void update_adjacents(struct Maze* maze){
 800131a:	b580      	push	{r7, lr}
 800131c:	b082      	sub	sp, #8
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
    if (maze->orient == 'N')
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	225b      	movs	r2, #91	@ 0x5b
 8001326:	5c9b      	ldrb	r3, [r3, r2]
 8001328:	2b4e      	cmp	r3, #78	@ 0x4e
 800132a:	d140      	bne.n	80013ae <update_adjacents+0x94>
    {
        maze->left_cell[0] = maze->curr_cell[0] - 1;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2251      	movs	r2, #81	@ 0x51
 8001330:	569b      	ldrsb	r3, [r3, r2]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	3b01      	subs	r3, #1
 8001336:	b2db      	uxtb	r3, r3
 8001338:	b259      	sxtb	r1, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2257      	movs	r2, #87	@ 0x57
 800133e:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1];
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2252      	movs	r2, #82	@ 0x52
 8001344:	5699      	ldrsb	r1, [r3, r2]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2258      	movs	r2, #88	@ 0x58
 800134a:	5499      	strb	r1, [r3, r2]

        maze->right_cell[0] = maze->curr_cell[0] + 1;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2251      	movs	r2, #81	@ 0x51
 8001350:	569b      	ldrsb	r3, [r3, r2]
 8001352:	b2db      	uxtb	r3, r3
 8001354:	3301      	adds	r3, #1
 8001356:	b2db      	uxtb	r3, r3
 8001358:	b259      	sxtb	r1, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2259      	movs	r2, #89	@ 0x59
 800135e:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1];
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2252      	movs	r2, #82	@ 0x52
 8001364:	5699      	ldrsb	r1, [r3, r2]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	225a      	movs	r2, #90	@ 0x5a
 800136a:	5499      	strb	r1, [r3, r2]

        maze->front_cell[0] = maze->curr_cell[0];
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2251      	movs	r2, #81	@ 0x51
 8001370:	5699      	ldrsb	r1, [r3, r2]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2255      	movs	r2, #85	@ 0x55
 8001376:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1] + 1;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2252      	movs	r2, #82	@ 0x52
 800137c:	569b      	ldrsb	r3, [r3, r2]
 800137e:	b2db      	uxtb	r3, r3
 8001380:	3301      	adds	r3, #1
 8001382:	b2db      	uxtb	r3, r3
 8001384:	b259      	sxtb	r1, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2256      	movs	r2, #86	@ 0x56
 800138a:	5499      	strb	r1, [r3, r2]

        maze->back_cell[0] = maze->curr_cell[0];
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2251      	movs	r2, #81	@ 0x51
 8001390:	5699      	ldrsb	r1, [r3, r2]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2253      	movs	r2, #83	@ 0x53
 8001396:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1] - 1;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2252      	movs	r2, #82	@ 0x52
 800139c:	569b      	ldrsb	r3, [r3, r2]
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	3b01      	subs	r3, #1
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	b259      	sxtb	r1, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2254      	movs	r2, #84	@ 0x54
 80013aa:	5499      	strb	r1, [r3, r2]
    }
    else
    {
        // //log("Error updating adjacent cells!");
    }
}
 80013ac:	e0d0      	b.n	8001550 <update_adjacents+0x236>
    else if (maze->orient == 'E')
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	225b      	movs	r2, #91	@ 0x5b
 80013b2:	5c9b      	ldrb	r3, [r3, r2]
 80013b4:	2b45      	cmp	r3, #69	@ 0x45
 80013b6:	d140      	bne.n	800143a <update_adjacents+0x120>
        maze->left_cell[0] = maze->curr_cell[0];
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2251      	movs	r2, #81	@ 0x51
 80013bc:	5699      	ldrsb	r1, [r3, r2]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2257      	movs	r2, #87	@ 0x57
 80013c2:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1] + 1;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2252      	movs	r2, #82	@ 0x52
 80013c8:	569b      	ldrsb	r3, [r3, r2]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	3301      	adds	r3, #1
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	b259      	sxtb	r1, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2258      	movs	r2, #88	@ 0x58
 80013d6:	5499      	strb	r1, [r3, r2]
        maze->right_cell[0] = maze->curr_cell[0];
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2251      	movs	r2, #81	@ 0x51
 80013dc:	5699      	ldrsb	r1, [r3, r2]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2259      	movs	r2, #89	@ 0x59
 80013e2:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1] - 1;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2252      	movs	r2, #82	@ 0x52
 80013e8:	569b      	ldrsb	r3, [r3, r2]
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	3b01      	subs	r3, #1
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	b259      	sxtb	r1, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	225a      	movs	r2, #90	@ 0x5a
 80013f6:	5499      	strb	r1, [r3, r2]
        maze->front_cell[0] = maze->curr_cell[0] + 1;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2251      	movs	r2, #81	@ 0x51
 80013fc:	569b      	ldrsb	r3, [r3, r2]
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	3301      	adds	r3, #1
 8001402:	b2db      	uxtb	r3, r3
 8001404:	b259      	sxtb	r1, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2255      	movs	r2, #85	@ 0x55
 800140a:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1];
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2252      	movs	r2, #82	@ 0x52
 8001410:	5699      	ldrsb	r1, [r3, r2]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2256      	movs	r2, #86	@ 0x56
 8001416:	5499      	strb	r1, [r3, r2]
        maze->back_cell[0] = maze->curr_cell[0] - 1;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2251      	movs	r2, #81	@ 0x51
 800141c:	569b      	ldrsb	r3, [r3, r2]
 800141e:	b2db      	uxtb	r3, r3
 8001420:	3b01      	subs	r3, #1
 8001422:	b2db      	uxtb	r3, r3
 8001424:	b259      	sxtb	r1, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2253      	movs	r2, #83	@ 0x53
 800142a:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1];
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2252      	movs	r2, #82	@ 0x52
 8001430:	5699      	ldrsb	r1, [r3, r2]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2254      	movs	r2, #84	@ 0x54
 8001436:	5499      	strb	r1, [r3, r2]
}
 8001438:	e08a      	b.n	8001550 <update_adjacents+0x236>
    else if (maze->orient == 'S')
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	225b      	movs	r2, #91	@ 0x5b
 800143e:	5c9b      	ldrb	r3, [r3, r2]
 8001440:	2b53      	cmp	r3, #83	@ 0x53
 8001442:	d140      	bne.n	80014c6 <update_adjacents+0x1ac>
        maze->left_cell[0] = maze->curr_cell[0] + 1;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2251      	movs	r2, #81	@ 0x51
 8001448:	569b      	ldrsb	r3, [r3, r2]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	3301      	adds	r3, #1
 800144e:	b2db      	uxtb	r3, r3
 8001450:	b259      	sxtb	r1, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2257      	movs	r2, #87	@ 0x57
 8001456:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1];
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2252      	movs	r2, #82	@ 0x52
 800145c:	5699      	ldrsb	r1, [r3, r2]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2258      	movs	r2, #88	@ 0x58
 8001462:	5499      	strb	r1, [r3, r2]
        maze->right_cell[0] = maze->curr_cell[0] - 1;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2251      	movs	r2, #81	@ 0x51
 8001468:	569b      	ldrsb	r3, [r3, r2]
 800146a:	b2db      	uxtb	r3, r3
 800146c:	3b01      	subs	r3, #1
 800146e:	b2db      	uxtb	r3, r3
 8001470:	b259      	sxtb	r1, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2259      	movs	r2, #89	@ 0x59
 8001476:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1];
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2252      	movs	r2, #82	@ 0x52
 800147c:	5699      	ldrsb	r1, [r3, r2]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	225a      	movs	r2, #90	@ 0x5a
 8001482:	5499      	strb	r1, [r3, r2]
        maze->front_cell[0] = maze->curr_cell[0];
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2251      	movs	r2, #81	@ 0x51
 8001488:	5699      	ldrsb	r1, [r3, r2]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2255      	movs	r2, #85	@ 0x55
 800148e:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1] - 1;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2252      	movs	r2, #82	@ 0x52
 8001494:	569b      	ldrsb	r3, [r3, r2]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	3b01      	subs	r3, #1
 800149a:	b2db      	uxtb	r3, r3
 800149c:	b259      	sxtb	r1, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2256      	movs	r2, #86	@ 0x56
 80014a2:	5499      	strb	r1, [r3, r2]
        maze->back_cell[0] = maze->curr_cell[0];
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2251      	movs	r2, #81	@ 0x51
 80014a8:	5699      	ldrsb	r1, [r3, r2]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2253      	movs	r2, #83	@ 0x53
 80014ae:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1] + 1;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2252      	movs	r2, #82	@ 0x52
 80014b4:	569b      	ldrsb	r3, [r3, r2]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	3301      	adds	r3, #1
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	b259      	sxtb	r1, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2254      	movs	r2, #84	@ 0x54
 80014c2:	5499      	strb	r1, [r3, r2]
}
 80014c4:	e044      	b.n	8001550 <update_adjacents+0x236>
    else if (maze->orient == 'W')
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	225b      	movs	r2, #91	@ 0x5b
 80014ca:	5c9b      	ldrb	r3, [r3, r2]
 80014cc:	2b57      	cmp	r3, #87	@ 0x57
 80014ce:	d13f      	bne.n	8001550 <update_adjacents+0x236>
        maze->left_cell[0] = maze->curr_cell[0];
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2251      	movs	r2, #81	@ 0x51
 80014d4:	5699      	ldrsb	r1, [r3, r2]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2257      	movs	r2, #87	@ 0x57
 80014da:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1] - 1;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2252      	movs	r2, #82	@ 0x52
 80014e0:	569b      	ldrsb	r3, [r3, r2]
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	3b01      	subs	r3, #1
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	b259      	sxtb	r1, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2258      	movs	r2, #88	@ 0x58
 80014ee:	5499      	strb	r1, [r3, r2]
        maze->right_cell[0] = maze->curr_cell[0];
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2251      	movs	r2, #81	@ 0x51
 80014f4:	5699      	ldrsb	r1, [r3, r2]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2259      	movs	r2, #89	@ 0x59
 80014fa:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1] + 1;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2252      	movs	r2, #82	@ 0x52
 8001500:	569b      	ldrsb	r3, [r3, r2]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	3301      	adds	r3, #1
 8001506:	b2db      	uxtb	r3, r3
 8001508:	b259      	sxtb	r1, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	225a      	movs	r2, #90	@ 0x5a
 800150e:	5499      	strb	r1, [r3, r2]
        maze->front_cell[0] = maze->curr_cell[0] - 1;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2251      	movs	r2, #81	@ 0x51
 8001514:	569b      	ldrsb	r3, [r3, r2]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	3b01      	subs	r3, #1
 800151a:	b2db      	uxtb	r3, r3
 800151c:	b259      	sxtb	r1, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2255      	movs	r2, #85	@ 0x55
 8001522:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1];
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2252      	movs	r2, #82	@ 0x52
 8001528:	5699      	ldrsb	r1, [r3, r2]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2256      	movs	r2, #86	@ 0x56
 800152e:	5499      	strb	r1, [r3, r2]
        maze->back_cell[0] = maze->curr_cell[0] + 1;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2251      	movs	r2, #81	@ 0x51
 8001534:	569b      	ldrsb	r3, [r3, r2]
 8001536:	b2db      	uxtb	r3, r3
 8001538:	3301      	adds	r3, #1
 800153a:	b2db      	uxtb	r3, r3
 800153c:	b259      	sxtb	r1, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2253      	movs	r2, #83	@ 0x53
 8001542:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1];
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2252      	movs	r2, #82	@ 0x52
 8001548:	5699      	ldrsb	r1, [r3, r2]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2254      	movs	r2, #84	@ 0x54
 800154e:	5499      	strb	r1, [r3, r2]
}
 8001550:	46c0      	nop			@ (mov r8, r8)
 8001552:	46bd      	mov	sp, r7
 8001554:	b002      	add	sp, #8
 8001556:	bd80      	pop	{r7, pc}

08001558 <move_forward>:

void move_forward(struct Maze* maze,struct Maze* sim_maze){
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
    SIM_move_forward(sim_maze);
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	0018      	movs	r0, r3
 8001566:	f7ff f8c5 	bl	80006f4 <SIM_move_forward>
    // Change virtual position first, then update adjacent cells
    if (maze->orient == 'N')
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	225b      	movs	r2, #91	@ 0x5b
 800156e:	5c9b      	ldrb	r3, [r3, r2]
 8001570:	2b4e      	cmp	r3, #78	@ 0x4e
 8001572:	d10a      	bne.n	800158a <move_forward+0x32>
    {
        maze->curr_cell[1] = maze->curr_cell[1] + 1;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2252      	movs	r2, #82	@ 0x52
 8001578:	569b      	ldrsb	r3, [r3, r2]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	3301      	adds	r3, #1
 800157e:	b2db      	uxtb	r3, r3
 8001580:	b259      	sxtb	r1, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2252      	movs	r2, #82	@ 0x52
 8001586:	5499      	strb	r1, [r3, r2]
 8001588:	e02e      	b.n	80015e8 <move_forward+0x90>
    }
    else if (maze->orient == 'E')
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	225b      	movs	r2, #91	@ 0x5b
 800158e:	5c9b      	ldrb	r3, [r3, r2]
 8001590:	2b45      	cmp	r3, #69	@ 0x45
 8001592:	d10a      	bne.n	80015aa <move_forward+0x52>
    {
        maze->curr_cell[0] = maze->curr_cell[0] + 1;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2251      	movs	r2, #81	@ 0x51
 8001598:	569b      	ldrsb	r3, [r3, r2]
 800159a:	b2db      	uxtb	r3, r3
 800159c:	3301      	adds	r3, #1
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	b259      	sxtb	r1, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2251      	movs	r2, #81	@ 0x51
 80015a6:	5499      	strb	r1, [r3, r2]
 80015a8:	e01e      	b.n	80015e8 <move_forward+0x90>
    }
    else if (maze->orient == 'S')
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	225b      	movs	r2, #91	@ 0x5b
 80015ae:	5c9b      	ldrb	r3, [r3, r2]
 80015b0:	2b53      	cmp	r3, #83	@ 0x53
 80015b2:	d10a      	bne.n	80015ca <move_forward+0x72>
    {
        maze->curr_cell[1] = maze->curr_cell[1] - 1;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2252      	movs	r2, #82	@ 0x52
 80015b8:	569b      	ldrsb	r3, [r3, r2]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	3b01      	subs	r3, #1
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	b259      	sxtb	r1, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2252      	movs	r2, #82	@ 0x52
 80015c6:	5499      	strb	r1, [r3, r2]
 80015c8:	e00e      	b.n	80015e8 <move_forward+0x90>
    }
    else if (maze->orient == 'W')
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	225b      	movs	r2, #91	@ 0x5b
 80015ce:	5c9b      	ldrb	r3, [r3, r2]
 80015d0:	2b57      	cmp	r3, #87	@ 0x57
 80015d2:	d109      	bne.n	80015e8 <move_forward+0x90>
    {
        maze->curr_cell[0] = maze->curr_cell[0] - 1;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2251      	movs	r2, #81	@ 0x51
 80015d8:	569b      	ldrsb	r3, [r3, r2]
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	3b01      	subs	r3, #1
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	b259      	sxtb	r1, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2251      	movs	r2, #81	@ 0x51
 80015e6:	5499      	strb	r1, [r3, r2]
    else
    {
        //log("Error changing position");
    }

    update_adjacents(maze);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	0018      	movs	r0, r3
 80015ec:	f7ff fe95 	bl	800131a <update_adjacents>
}
 80015f0:	46c0      	nop			@ (mov r8, r8)
 80015f2:	46bd      	mov	sp, r7
 80015f4:	b002      	add	sp, #8
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <turn_left>:

void turn_left(struct Maze* maze, struct Maze* sim_maze){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	6039      	str	r1, [r7, #0]
	SIM_turn_left(sim_maze);
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	0018      	movs	r0, r3
 8001606:	f7ff f8eb 	bl	80007e0 <SIM_turn_left>
	    // Change orient first, then update adjacent cells
	    if (maze->orient == 'N')
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	225b      	movs	r2, #91	@ 0x5b
 800160e:	5c9b      	ldrb	r3, [r3, r2]
 8001610:	2b4e      	cmp	r3, #78	@ 0x4e
 8001612:	d104      	bne.n	800161e <turn_left+0x26>
	    {
	        maze->orient = 'W';
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	225b      	movs	r2, #91	@ 0x5b
 8001618:	2157      	movs	r1, #87	@ 0x57
 800161a:	5499      	strb	r1, [r3, r2]
 800161c:	e01c      	b.n	8001658 <turn_left+0x60>
	    }
	    else if (maze->orient == 'E')
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	225b      	movs	r2, #91	@ 0x5b
 8001622:	5c9b      	ldrb	r3, [r3, r2]
 8001624:	2b45      	cmp	r3, #69	@ 0x45
 8001626:	d104      	bne.n	8001632 <turn_left+0x3a>
	    {
	        maze->orient = 'N';
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	225b      	movs	r2, #91	@ 0x5b
 800162c:	214e      	movs	r1, #78	@ 0x4e
 800162e:	5499      	strb	r1, [r3, r2]
 8001630:	e012      	b.n	8001658 <turn_left+0x60>
	    }
	    else if (maze->orient == 'S')
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	225b      	movs	r2, #91	@ 0x5b
 8001636:	5c9b      	ldrb	r3, [r3, r2]
 8001638:	2b53      	cmp	r3, #83	@ 0x53
 800163a:	d104      	bne.n	8001646 <turn_left+0x4e>
	    {
	        maze->orient = 'E';
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	225b      	movs	r2, #91	@ 0x5b
 8001640:	2145      	movs	r1, #69	@ 0x45
 8001642:	5499      	strb	r1, [r3, r2]
 8001644:	e008      	b.n	8001658 <turn_left+0x60>
	    }
	    else if (maze->orient == 'W')
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	225b      	movs	r2, #91	@ 0x5b
 800164a:	5c9b      	ldrb	r3, [r3, r2]
 800164c:	2b57      	cmp	r3, #87	@ 0x57
 800164e:	d103      	bne.n	8001658 <turn_left+0x60>
	    {
	        maze->orient = 'S';
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	225b      	movs	r2, #91	@ 0x5b
 8001654:	2153      	movs	r1, #83	@ 0x53
 8001656:	5499      	strb	r1, [r3, r2]
	    else
	    {
	        // //log("Error turning left!");
	    }

	    update_adjacents(maze);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	0018      	movs	r0, r3
 800165c:	f7ff fe5d 	bl	800131a <update_adjacents>
}
 8001660:	46c0      	nop			@ (mov r8, r8)
 8001662:	46bd      	mov	sp, r7
 8001664:	b002      	add	sp, #8
 8001666:	bd80      	pop	{r7, pc}

08001668 <turn_right>:

void turn_right(struct Maze *maze,struct Maze* sim_maze)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
    SIM_turn_right(sim_maze);
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	0018      	movs	r0, r3
 8001676:	f7ff f884 	bl	8000782 <SIM_turn_right>
    // Change orient first, then update adjacent cells
    if (maze->orient == 'N')
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	225b      	movs	r2, #91	@ 0x5b
 800167e:	5c9b      	ldrb	r3, [r3, r2]
 8001680:	2b4e      	cmp	r3, #78	@ 0x4e
 8001682:	d104      	bne.n	800168e <turn_right+0x26>
    {
        maze->orient = 'E';
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	225b      	movs	r2, #91	@ 0x5b
 8001688:	2145      	movs	r1, #69	@ 0x45
 800168a:	5499      	strb	r1, [r3, r2]
 800168c:	e01c      	b.n	80016c8 <turn_right+0x60>
    }
    else if (maze->orient == 'E')
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	225b      	movs	r2, #91	@ 0x5b
 8001692:	5c9b      	ldrb	r3, [r3, r2]
 8001694:	2b45      	cmp	r3, #69	@ 0x45
 8001696:	d104      	bne.n	80016a2 <turn_right+0x3a>
    {
        maze->orient = 'S';
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	225b      	movs	r2, #91	@ 0x5b
 800169c:	2153      	movs	r1, #83	@ 0x53
 800169e:	5499      	strb	r1, [r3, r2]
 80016a0:	e012      	b.n	80016c8 <turn_right+0x60>
    }
    else if (maze->orient == 'S')
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	225b      	movs	r2, #91	@ 0x5b
 80016a6:	5c9b      	ldrb	r3, [r3, r2]
 80016a8:	2b53      	cmp	r3, #83	@ 0x53
 80016aa:	d104      	bne.n	80016b6 <turn_right+0x4e>
    {
        maze->orient = 'W';
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	225b      	movs	r2, #91	@ 0x5b
 80016b0:	2157      	movs	r1, #87	@ 0x57
 80016b2:	5499      	strb	r1, [r3, r2]
 80016b4:	e008      	b.n	80016c8 <turn_right+0x60>
    }
    else if (maze->orient == 'W')
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	225b      	movs	r2, #91	@ 0x5b
 80016ba:	5c9b      	ldrb	r3, [r3, r2]
 80016bc:	2b57      	cmp	r3, #87	@ 0x57
 80016be:	d103      	bne.n	80016c8 <turn_right+0x60>
    {
        maze->orient = 'N';
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	225b      	movs	r2, #91	@ 0x5b
 80016c4:	214e      	movs	r1, #78	@ 0x4e
 80016c6:	5499      	strb	r1, [r3, r2]
    else
    {
        // //log("Error turning right!");
    }

    update_adjacents(maze);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	0018      	movs	r0, r3
 80016cc:	f7ff fe25 	bl	800131a <update_adjacents>
}
 80016d0:	46c0      	nop			@ (mov r8, r8)
 80016d2:	46bd      	mov	sp, r7
 80016d4:	b002      	add	sp, #8
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <enq>:

//	Queue Functions
void enq(struct Maze *maze)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
    if (maze->q_f == -1)
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	2393      	movs	r3, #147	@ 0x93
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	56d3      	ldrsb	r3, [r2, r3]
 80016e8:	3301      	adds	r3, #1
 80016ea:	d104      	bne.n	80016f6 <enq+0x1e>
        maze->q_f = 0;
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	2393      	movs	r3, #147	@ 0x93
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	2100      	movs	r1, #0
 80016f4:	54d1      	strb	r1, [r2, r3]
    maze->q_r++;
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	2326      	movs	r3, #38	@ 0x26
 80016fa:	33ff      	adds	r3, #255	@ 0xff
 80016fc:	56d3      	ldrsb	r3, [r2, r3]
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	3301      	adds	r3, #1
 8001702:	b2db      	uxtb	r3, r3
 8001704:	b259      	sxtb	r1, r3
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	2326      	movs	r3, #38	@ 0x26
 800170a:	33ff      	adds	r3, #255	@ 0xff
 800170c:	54d1      	strb	r1, [r2, r3]
    maze->bfs_q[maze->q_r][0] = maze->bfs_loc[0];
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	2328      	movs	r3, #40	@ 0x28
 8001712:	33ff      	adds	r3, #255	@ 0xff
 8001714:	56d1      	ldrsb	r1, [r2, r3]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	2326      	movs	r3, #38	@ 0x26
 800171a:	33ff      	adds	r3, #255	@ 0xff
 800171c:	56d3      	ldrsb	r3, [r2, r3]
 800171e:	b2c9      	uxtb	r1, r1
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	3360      	adds	r3, #96	@ 0x60
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	18d3      	adds	r3, r2, r3
 8001728:	3301      	adds	r3, #1
 800172a:	1c0a      	adds	r2, r1, #0
 800172c:	701a      	strb	r2, [r3, #0]
    maze->bfs_q[maze->q_r][1] = maze->bfs_loc[1];
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	2394      	movs	r3, #148	@ 0x94
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	56d1      	ldrsb	r1, [r2, r3]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	2326      	movs	r3, #38	@ 0x26
 800173a:	33ff      	adds	r3, #255	@ 0xff
 800173c:	56d3      	ldrsb	r3, [r2, r3]
 800173e:	b2c8      	uxtb	r0, r1
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	21c2      	movs	r1, #194	@ 0xc2
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	18d3      	adds	r3, r2, r3
 8001748:	185b      	adds	r3, r3, r1
 800174a:	1c02      	adds	r2, r0, #0
 800174c:	701a      	strb	r2, [r3, #0]
    // //log("Added to queue: "+std::to_string(bfs_loc[0])+","+std::to_string(bfs_loc[1]));
}
 800174e:	46c0      	nop			@ (mov r8, r8)
 8001750:	46bd      	mov	sp, r7
 8001752:	b002      	add	sp, #8
 8001754:	bd80      	pop	{r7, pc}

08001756 <deq>:

void deq(struct Maze *maze)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
    maze->bfs_loc[0] = maze->bfs_q[maze->q_f][0];
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	2393      	movs	r3, #147	@ 0x93
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	56d3      	ldrsb	r3, [r2, r3]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	3360      	adds	r3, #96	@ 0x60
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	18d3      	adds	r3, r2, r3
 800176e:	3301      	adds	r3, #1
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b259      	sxtb	r1, r3
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	2328      	movs	r3, #40	@ 0x28
 8001778:	33ff      	adds	r3, #255	@ 0xff
 800177a:	54d1      	strb	r1, [r2, r3]
    maze->bfs_loc[1] = maze->bfs_q[maze->q_f][1];
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	2393      	movs	r3, #147	@ 0x93
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	56d3      	ldrsb	r3, [r2, r3]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	21c2      	movs	r1, #194	@ 0xc2
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	18d3      	adds	r3, r2, r3
 800178c:	185b      	adds	r3, r3, r1
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b259      	sxtb	r1, r3
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	2394      	movs	r3, #148	@ 0x94
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	54d1      	strb	r1, [r2, r3]
    maze->q_f++;
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	2393      	movs	r3, #147	@ 0x93
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	56d3      	ldrsb	r3, [r2, r3]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	3301      	adds	r3, #1
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	b259      	sxtb	r1, r3
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	2393      	movs	r3, #147	@ 0x93
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	54d1      	strb	r1, [r2, r3]
}
 80017b2:	46c0      	nop			@ (mov r8, r8)
 80017b4:	46bd      	mov	sp, r7
 80017b6:	b002      	add	sp, #8
 80017b8:	bd80      	pop	{r7, pc}

080017ba <to_prev_intersection>:

void to_prev_intersection(struct Maze *maze,struct Maze *sim_maze)
{
 80017ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017bc:	b093      	sub	sp, #76	@ 0x4c
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
 80017c2:	6039      	str	r1, [r7, #0]

    for (uint8_t i = 0; i < 16; i++)
 80017c4:	2347      	movs	r3, #71	@ 0x47
 80017c6:	18fb      	adds	r3, r7, r3
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
 80017cc:	e04c      	b.n	8001868 <to_prev_intersection+0xae>
        for (uint8_t j = 0; j < 16; j++)
 80017ce:	2346      	movs	r3, #70	@ 0x46
 80017d0:	18fb      	adds	r3, r7, r3
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
 80017d6:	e03c      	b.n	8001852 <to_prev_intersection+0x98>
        {
            maze->cells[i][j].bfs_visited = 0;
 80017d8:	2547      	movs	r5, #71	@ 0x47
 80017da:	197b      	adds	r3, r7, r5
 80017dc:	7819      	ldrb	r1, [r3, #0]
 80017de:	2446      	movs	r4, #70	@ 0x46
 80017e0:	193b      	adds	r3, r7, r4
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	001a      	movs	r2, r3
 80017e8:	00d2      	lsls	r2, r2, #3
 80017ea:	18d2      	adds	r2, r2, r3
 80017ec:	000b      	movs	r3, r1
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	185b      	adds	r3, r3, r1
 80017f2:	00d9      	lsls	r1, r3, #3
 80017f4:	185b      	adds	r3, r3, r1
 80017f6:	18d3      	adds	r3, r2, r3
 80017f8:	18c3      	adds	r3, r0, r3
 80017fa:	3305      	adds	r3, #5
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
            maze->cells[i][j].bfs_parent[0] = -1;
 8001800:	197b      	adds	r3, r7, r5
 8001802:	7819      	ldrb	r1, [r3, #0]
 8001804:	193b      	adds	r3, r7, r4
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	001a      	movs	r2, r3
 800180c:	00d2      	lsls	r2, r2, #3
 800180e:	18d2      	adds	r2, r2, r3
 8001810:	000b      	movs	r3, r1
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	185b      	adds	r3, r3, r1
 8001816:	00d9      	lsls	r1, r3, #3
 8001818:	185b      	adds	r3, r3, r1
 800181a:	18d3      	adds	r3, r2, r3
 800181c:	18c3      	adds	r3, r0, r3
 800181e:	3306      	adds	r3, #6
 8001820:	22ff      	movs	r2, #255	@ 0xff
 8001822:	701a      	strb	r2, [r3, #0]
            maze->cells[i][j].bfs_parent[1] = -1;
 8001824:	197b      	adds	r3, r7, r5
 8001826:	7819      	ldrb	r1, [r3, #0]
 8001828:	193b      	adds	r3, r7, r4
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	001a      	movs	r2, r3
 8001830:	00d2      	lsls	r2, r2, #3
 8001832:	18d2      	adds	r2, r2, r3
 8001834:	000b      	movs	r3, r1
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	185b      	adds	r3, r3, r1
 800183a:	00d9      	lsls	r1, r3, #3
 800183c:	185b      	adds	r3, r3, r1
 800183e:	18d3      	adds	r3, r2, r3
 8001840:	18c3      	adds	r3, r0, r3
 8001842:	3307      	adds	r3, #7
 8001844:	22ff      	movs	r2, #255	@ 0xff
 8001846:	701a      	strb	r2, [r3, #0]
        for (uint8_t j = 0; j < 16; j++)
 8001848:	193b      	adds	r3, r7, r4
 800184a:	781a      	ldrb	r2, [r3, #0]
 800184c:	193b      	adds	r3, r7, r4
 800184e:	3201      	adds	r2, #1
 8001850:	701a      	strb	r2, [r3, #0]
 8001852:	2346      	movs	r3, #70	@ 0x46
 8001854:	18fb      	adds	r3, r7, r3
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b0f      	cmp	r3, #15
 800185a:	d9bd      	bls.n	80017d8 <to_prev_intersection+0x1e>
    for (uint8_t i = 0; i < 16; i++)
 800185c:	2147      	movs	r1, #71	@ 0x47
 800185e:	187b      	adds	r3, r7, r1
 8001860:	781a      	ldrb	r2, [r3, #0]
 8001862:	187b      	adds	r3, r7, r1
 8001864:	3201      	adds	r2, #1
 8001866:	701a      	strb	r2, [r3, #0]
 8001868:	2347      	movs	r3, #71	@ 0x47
 800186a:	18fb      	adds	r3, r7, r3
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b0f      	cmp	r3, #15
 8001870:	d9ad      	bls.n	80017ce <to_prev_intersection+0x14>
        }

    maze->q_f = -1;
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	2393      	movs	r3, #147	@ 0x93
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	21ff      	movs	r1, #255	@ 0xff
 800187a:	54d1      	strb	r1, [r2, r3]
    maze->q_r = -1;
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	2326      	movs	r3, #38	@ 0x26
 8001880:	33ff      	adds	r3, #255	@ 0xff
 8001882:	21ff      	movs	r1, #255	@ 0xff
 8001884:	54d1      	strb	r1, [r2, r3]

    // If the top of intersection stack is the current cell, pop it to go to the previous one
    if (maze->ISLen <= 0)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	22c0      	movs	r2, #192	@ 0xc0
 800188a:	569b      	ldrsb	r3, [r3, r2]
 800188c:	2b00      	cmp	r3, #0
 800188e:	dc06      	bgt.n	800189e <to_prev_intersection+0xe4>
    {
        maze->exploration_done = 1;
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	232e      	movs	r3, #46	@ 0x2e
 8001894:	33ff      	adds	r3, #255	@ 0xff
 8001896:	2101      	movs	r1, #1
 8001898:	54d1      	strb	r1, [r2, r3]
        return;
 800189a:	f001 f87d 	bl	8002998 <to_prev_intersection+0x11de>
    }
    if (maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	22c0      	movs	r2, #192	@ 0xc0
 80018a2:	569b      	ldrsb	r3, [r3, r2]
 80018a4:	3b01      	subs	r3, #1
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	332c      	adds	r3, #44	@ 0x2c
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	18d3      	adds	r3, r2, r3
 80018ae:	3304      	adds	r3, #4
 80018b0:	2200      	movs	r2, #0
 80018b2:	569a      	ldrsb	r2, [r3, r2]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2151      	movs	r1, #81	@ 0x51
 80018b8:	565b      	ldrsb	r3, [r3, r1]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d119      	bne.n	80018f2 <to_prev_intersection+0x138>
        maze->intersection_stack[maze->ISLen - 1][1] == maze->curr_cell[1])
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	22c0      	movs	r2, #192	@ 0xc0
 80018c2:	569b      	ldrsb	r3, [r3, r2]
 80018c4:	3b01      	subs	r3, #1
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	215d      	movs	r1, #93	@ 0x5d
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	18d3      	adds	r3, r2, r3
 80018ce:	185b      	adds	r3, r3, r1
 80018d0:	2200      	movs	r2, #0
 80018d2:	569a      	ldrsb	r2, [r3, r2]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2152      	movs	r1, #82	@ 0x52
 80018d8:	565b      	ldrsb	r3, [r3, r1]
    if (maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 80018da:	429a      	cmp	r2, r3
 80018dc:	d109      	bne.n	80018f2 <to_prev_intersection+0x138>
    {
        // pop current intersection since we're already there
        maze->ISLen = maze->ISLen - 1;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	22c0      	movs	r2, #192	@ 0xc0
 80018e2:	569b      	ldrsb	r3, [r3, r2]
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	3b01      	subs	r3, #1
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	b259      	sxtb	r1, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	22c0      	movs	r2, #192	@ 0xc0
 80018f0:	5499      	strb	r1, [r3, r2]
    }
    if (maze->ISLen <= 0)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	22c0      	movs	r2, #192	@ 0xc0
 80018f6:	569b      	ldrsb	r3, [r3, r2]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	dc01      	bgt.n	8001900 <to_prev_intersection+0x146>
 80018fc:	f001 f849 	bl	8002992 <to_prev_intersection+0x11d8>
        //log("No previous intersection to go to");
        return;
    }

    // start BFS from current cell
    maze->bfs_loc[0] = maze->curr_cell[0];
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2251      	movs	r2, #81	@ 0x51
 8001904:	5699      	ldrsb	r1, [r3, r2]
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	2328      	movs	r3, #40	@ 0x28
 800190a:	33ff      	adds	r3, #255	@ 0xff
 800190c:	54d1      	strb	r1, [r2, r3]
    maze->bfs_loc[1] = maze->curr_cell[1];
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2252      	movs	r2, #82	@ 0x52
 8001912:	5699      	ldrsb	r1, [r3, r2]
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	2394      	movs	r3, #148	@ 0x94
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	54d1      	strb	r1, [r2, r3]

    // mark start
    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_visited = 1;
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	2328      	movs	r3, #40	@ 0x28
 8001920:	33ff      	adds	r3, #255	@ 0xff
 8001922:	56d3      	ldrsb	r3, [r2, r3]
 8001924:	0018      	movs	r0, r3
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	2394      	movs	r3, #148	@ 0x94
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	56d3      	ldrsb	r3, [r2, r3]
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	001a      	movs	r2, r3
 8001932:	00d2      	lsls	r2, r2, #3
 8001934:	18d2      	adds	r2, r2, r3
 8001936:	0003      	movs	r3, r0
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	181b      	adds	r3, r3, r0
 800193c:	00d8      	lsls	r0, r3, #3
 800193e:	181b      	adds	r3, r3, r0
 8001940:	18d3      	adds	r3, r2, r3
 8001942:	18cb      	adds	r3, r1, r3
 8001944:	3305      	adds	r3, #5
 8001946:	2201      	movs	r2, #1
 8001948:	701a      	strb	r2, [r3, #0]
    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_parent[0] = -1;
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	2328      	movs	r3, #40	@ 0x28
 800194e:	33ff      	adds	r3, #255	@ 0xff
 8001950:	56d3      	ldrsb	r3, [r2, r3]
 8001952:	0018      	movs	r0, r3
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	2394      	movs	r3, #148	@ 0x94
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	56d3      	ldrsb	r3, [r2, r3]
 800195c:	6879      	ldr	r1, [r7, #4]
 800195e:	001a      	movs	r2, r3
 8001960:	00d2      	lsls	r2, r2, #3
 8001962:	18d2      	adds	r2, r2, r3
 8001964:	0003      	movs	r3, r0
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	181b      	adds	r3, r3, r0
 800196a:	00d8      	lsls	r0, r3, #3
 800196c:	181b      	adds	r3, r3, r0
 800196e:	18d3      	adds	r3, r2, r3
 8001970:	18cb      	adds	r3, r1, r3
 8001972:	3306      	adds	r3, #6
 8001974:	22ff      	movs	r2, #255	@ 0xff
 8001976:	701a      	strb	r2, [r3, #0]
    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_parent[1] = -1;
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	2328      	movs	r3, #40	@ 0x28
 800197c:	33ff      	adds	r3, #255	@ 0xff
 800197e:	56d3      	ldrsb	r3, [r2, r3]
 8001980:	0018      	movs	r0, r3
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	2394      	movs	r3, #148	@ 0x94
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	56d3      	ldrsb	r3, [r2, r3]
 800198a:	6879      	ldr	r1, [r7, #4]
 800198c:	001a      	movs	r2, r3
 800198e:	00d2      	lsls	r2, r2, #3
 8001990:	18d2      	adds	r2, r2, r3
 8001992:	0003      	movs	r3, r0
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	181b      	adds	r3, r3, r0
 8001998:	00d8      	lsls	r0, r3, #3
 800199a:	181b      	adds	r3, r3, r0
 800199c:	18d3      	adds	r3, r2, r3
 800199e:	18cb      	adds	r3, r1, r3
 80019a0:	3307      	adds	r3, #7
 80019a2:	22ff      	movs	r2, #255	@ 0xff
 80019a4:	701a      	strb	r2, [r3, #0]

    enq(maze);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	0018      	movs	r0, r3
 80019aa:	f7ff fe95 	bl	80016d8 <enq>

    while (maze->q_r - maze->q_f + 1 > 0)
 80019ae:	f000 ffe2 	bl	8002976 <to_prev_intersection+0x11bc>
    {
        deq(maze);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	0018      	movs	r0, r3
 80019b6:	f7ff fece 	bl	8001756 <deq>

        if (maze->bfs_loc[0] == maze->intersection_stack[maze->ISLen - 1][0] &&
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	2328      	movs	r3, #40	@ 0x28
 80019be:	33ff      	adds	r3, #255	@ 0xff
 80019c0:	56d2      	ldrsb	r2, [r2, r3]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	21c0      	movs	r1, #192	@ 0xc0
 80019c6:	565b      	ldrsb	r3, [r3, r1]
 80019c8:	3b01      	subs	r3, #1
 80019ca:	6879      	ldr	r1, [r7, #4]
 80019cc:	332c      	adds	r3, #44	@ 0x2c
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	18cb      	adds	r3, r1, r3
 80019d2:	3304      	adds	r3, #4
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	b25b      	sxtb	r3, r3
 80019d8:	429a      	cmp	r2, r3
 80019da:	d001      	beq.n	80019e0 <to_prev_intersection+0x226>
 80019dc:	f000 fcd7 	bl	800238e <to_prev_intersection+0xbd4>
            maze->bfs_loc[1] == maze->intersection_stack[maze->ISLen - 1][1])
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	2394      	movs	r3, #148	@ 0x94
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	56d2      	ldrsb	r2, [r2, r3]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	21c0      	movs	r1, #192	@ 0xc0
 80019ec:	565b      	ldrsb	r3, [r3, r1]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	6879      	ldr	r1, [r7, #4]
 80019f2:	205d      	movs	r0, #93	@ 0x5d
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	18cb      	adds	r3, r1, r3
 80019f8:	181b      	adds	r3, r3, r0
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	b25b      	sxtb	r3, r3
        if (maze->bfs_loc[0] == maze->intersection_stack[maze->ISLen - 1][0] &&
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d001      	beq.n	8001a06 <to_prev_intersection+0x24c>
 8001a02:	f000 fcc4 	bl	800238e <to_prev_intersection+0xbd4>
        {
            // build path from current cell to intersection using bfs_parent
            int8_t path[path_len][2];
            int8_t plen = 0;
 8001a06:	2345      	movs	r3, #69	@ 0x45
 8001a08:	18fb      	adds	r3, r7, r3
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]

            // start from target (intersection) and walk parents back to start
            int8_t tx = maze->intersection_stack[maze->ISLen - 1][0];
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	22c0      	movs	r2, #192	@ 0xc0
 8001a12:	569b      	ldrsb	r3, [r3, r2]
 8001a14:	1e5a      	subs	r2, r3, #1
 8001a16:	2344      	movs	r3, #68	@ 0x44
 8001a18:	18fb      	adds	r3, r7, r3
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	322c      	adds	r2, #44	@ 0x2c
 8001a1e:	0052      	lsls	r2, r2, #1
 8001a20:	188a      	adds	r2, r1, r2
 8001a22:	3204      	adds	r2, #4
 8001a24:	7812      	ldrb	r2, [r2, #0]
 8001a26:	701a      	strb	r2, [r3, #0]
            int8_t ty = maze->intersection_stack[maze->ISLen - 1][1];
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	22c0      	movs	r2, #192	@ 0xc0
 8001a2c:	569b      	ldrsb	r3, [r3, r2]
 8001a2e:	1e5a      	subs	r2, r3, #1
 8001a30:	2343      	movs	r3, #67	@ 0x43
 8001a32:	18fb      	adds	r3, r7, r3
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	205d      	movs	r0, #93	@ 0x5d
 8001a38:	0052      	lsls	r2, r2, #1
 8001a3a:	188a      	adds	r2, r1, r2
 8001a3c:	1812      	adds	r2, r2, r0
 8001a3e:	7812      	ldrb	r2, [r2, #0]
 8001a40:	701a      	strb	r2, [r3, #0]
            int8_t aborted = 0;
 8001a42:	2342      	movs	r3, #66	@ 0x42
 8001a44:	18fb      	adds	r3, r7, r3
 8001a46:	2200      	movs	r2, #0
 8001a48:	701a      	strb	r2, [r3, #0]
            while (!(tx == maze->curr_cell[0] && ty == maze->curr_cell[1]))
 8001a4a:	e073      	b.n	8001b34 <to_prev_intersection+0x37a>
            {
                path[plen][0] = tx;
 8001a4c:	2045      	movs	r0, #69	@ 0x45
 8001a4e:	183b      	adds	r3, r7, r0
 8001a50:	2200      	movs	r2, #0
 8001a52:	569a      	ldrsb	r2, [r3, r2]
 8001a54:	250c      	movs	r5, #12
 8001a56:	197b      	adds	r3, r7, r5
 8001a58:	0052      	lsls	r2, r2, #1
 8001a5a:	2444      	movs	r4, #68	@ 0x44
 8001a5c:	1939      	adds	r1, r7, r4
 8001a5e:	7809      	ldrb	r1, [r1, #0]
 8001a60:	54d1      	strb	r1, [r2, r3]
                path[plen][1] = ty;
 8001a62:	0001      	movs	r1, r0
 8001a64:	187b      	adds	r3, r7, r1
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	b25b      	sxtb	r3, r3
 8001a6a:	197a      	adds	r2, r7, r5
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	18d3      	adds	r3, r2, r3
 8001a70:	3301      	adds	r3, #1
 8001a72:	2043      	movs	r0, #67	@ 0x43
 8001a74:	183a      	adds	r2, r7, r0
 8001a76:	7812      	ldrb	r2, [r2, #0]
 8001a78:	701a      	strb	r2, [r3, #0]
                plen++;
 8001a7a:	187b      	adds	r3, r7, r1
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	b25b      	sxtb	r3, r3
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	3301      	adds	r3, #1
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	187b      	adds	r3, r7, r1
 8001a88:	701a      	strb	r2, [r3, #0]
                int8_t px = maze->cells[tx][ty].bfs_parent[0];
 8001a8a:	0025      	movs	r5, r4
 8001a8c:	193b      	adds	r3, r7, r4
 8001a8e:	2100      	movs	r1, #0
 8001a90:	5659      	ldrsb	r1, [r3, r1]
 8001a92:	0006      	movs	r6, r0
 8001a94:	183b      	adds	r3, r7, r0
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	b25b      	sxtb	r3, r3
 8001a9a:	222f      	movs	r2, #47	@ 0x2f
 8001a9c:	18b8      	adds	r0, r7, r2
 8001a9e:	687c      	ldr	r4, [r7, #4]
 8001aa0:	001a      	movs	r2, r3
 8001aa2:	00d2      	lsls	r2, r2, #3
 8001aa4:	18d2      	adds	r2, r2, r3
 8001aa6:	000b      	movs	r3, r1
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	185b      	adds	r3, r3, r1
 8001aac:	00d9      	lsls	r1, r3, #3
 8001aae:	185b      	adds	r3, r3, r1
 8001ab0:	18d3      	adds	r3, r2, r3
 8001ab2:	18e3      	adds	r3, r4, r3
 8001ab4:	3306      	adds	r3, #6
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	7003      	strb	r3, [r0, #0]
                int8_t py = maze->cells[tx][ty].bfs_parent[1];
 8001aba:	197b      	adds	r3, r7, r5
 8001abc:	2100      	movs	r1, #0
 8001abe:	5659      	ldrsb	r1, [r3, r1]
 8001ac0:	19bb      	adds	r3, r7, r6
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b25b      	sxtb	r3, r3
 8001ac6:	252e      	movs	r5, #46	@ 0x2e
 8001ac8:	1978      	adds	r0, r7, r5
 8001aca:	687c      	ldr	r4, [r7, #4]
 8001acc:	001a      	movs	r2, r3
 8001ace:	00d2      	lsls	r2, r2, #3
 8001ad0:	18d2      	adds	r2, r2, r3
 8001ad2:	000b      	movs	r3, r1
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	185b      	adds	r3, r3, r1
 8001ad8:	00d9      	lsls	r1, r3, #3
 8001ada:	185b      	adds	r3, r3, r1
 8001adc:	18d3      	adds	r3, r2, r3
 8001ade:	18e3      	adds	r3, r4, r3
 8001ae0:	3307      	adds	r3, #7
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	7003      	strb	r3, [r0, #0]
                // safety: if parent not set, abort
                if (px == -1 && py == -1)
 8001ae6:	222f      	movs	r2, #47	@ 0x2f
 8001ae8:	18bb      	adds	r3, r7, r2
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	b25b      	sxtb	r3, r3
 8001aee:	3301      	adds	r3, #1
 8001af0:	d109      	bne.n	8001b06 <to_prev_intersection+0x34c>
 8001af2:	197b      	adds	r3, r7, r5
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	b25b      	sxtb	r3, r3
 8001af8:	3301      	adds	r3, #1
 8001afa:	d104      	bne.n	8001b06 <to_prev_intersection+0x34c>
                {
                    //log("bfs parent missing, aborting");
                    aborted = 1;
 8001afc:	2342      	movs	r3, #66	@ 0x42
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	2201      	movs	r2, #1
 8001b02:	701a      	strb	r2, [r3, #0]
                    break;
 8001b04:	e02a      	b.n	8001b5c <to_prev_intersection+0x3a2>
                }
                tx = px;
 8001b06:	2344      	movs	r3, #68	@ 0x44
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	222f      	movs	r2, #47	@ 0x2f
 8001b0c:	18ba      	adds	r2, r7, r2
 8001b0e:	7812      	ldrb	r2, [r2, #0]
 8001b10:	701a      	strb	r2, [r3, #0]
                ty = py;
 8001b12:	2343      	movs	r3, #67	@ 0x43
 8001b14:	18fb      	adds	r3, r7, r3
 8001b16:	222e      	movs	r2, #46	@ 0x2e
 8001b18:	18ba      	adds	r2, r7, r2
 8001b1a:	7812      	ldrb	r2, [r2, #0]
 8001b1c:	701a      	strb	r2, [r3, #0]
                // avoid overflow
                if (plen >= path_len)
 8001b1e:	2345      	movs	r3, #69	@ 0x45
 8001b20:	18fb      	adds	r3, r7, r3
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	b25b      	sxtb	r3, r3
 8001b26:	2b09      	cmp	r3, #9
 8001b28:	dd04      	ble.n	8001b34 <to_prev_intersection+0x37a>
                {
                    aborted = 1;
 8001b2a:	2342      	movs	r3, #66	@ 0x42
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	2201      	movs	r2, #1
 8001b30:	701a      	strb	r2, [r3, #0]
                    break;
 8001b32:	e013      	b.n	8001b5c <to_prev_intersection+0x3a2>
            while (!(tx == maze->curr_cell[0] && ty == maze->curr_cell[1]))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2251      	movs	r2, #81	@ 0x51
 8001b38:	569b      	ldrsb	r3, [r3, r2]
 8001b3a:	2244      	movs	r2, #68	@ 0x44
 8001b3c:	18ba      	adds	r2, r7, r2
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	b252      	sxtb	r2, r2
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d000      	beq.n	8001b48 <to_prev_intersection+0x38e>
 8001b46:	e781      	b.n	8001a4c <to_prev_intersection+0x292>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2252      	movs	r2, #82	@ 0x52
 8001b4c:	569b      	ldrsb	r3, [r3, r2]
 8001b4e:	2243      	movs	r2, #67	@ 0x43
 8001b50:	18ba      	adds	r2, r7, r2
 8001b52:	7812      	ldrb	r2, [r2, #0]
 8001b54:	b252      	sxtb	r2, r2
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d000      	beq.n	8001b5c <to_prev_intersection+0x3a2>
 8001b5a:	e777      	b.n	8001a4c <to_prev_intersection+0x292>
                }
            }

            if (aborted)
 8001b5c:	2342      	movs	r3, #66	@ 0x42
 8001b5e:	18fb      	adds	r3, r7, r3
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	b25b      	sxtb	r3, r3
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d02d      	beq.n	8001bc4 <to_prev_intersection+0x40a>
            {
                // cleanup and return without moving
                for (int i = 0; i < 16; i++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b6c:	e01b      	b.n	8001ba6 <to_prev_intersection+0x3ec>
                    for (int j = 0; j < 16; j++)
 8001b6e:	2300      	movs	r3, #0
 8001b70:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b72:	e012      	b.n	8001b9a <to_prev_intersection+0x3e0>
                        maze->cells[i][j].bfs_visited = 0;
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b7a:	001a      	movs	r2, r3
 8001b7c:	00d2      	lsls	r2, r2, #3
 8001b7e:	18d2      	adds	r2, r2, r3
 8001b80:	000b      	movs	r3, r1
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	185b      	adds	r3, r3, r1
 8001b86:	00d9      	lsls	r1, r3, #3
 8001b88:	185b      	adds	r3, r3, r1
 8001b8a:	18d3      	adds	r3, r2, r3
 8001b8c:	18c3      	adds	r3, r0, r3
 8001b8e:	3305      	adds	r3, #5
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]
                    for (int j = 0; j < 16; j++)
 8001b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b96:	3301      	adds	r3, #1
 8001b98:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b9c:	2b0f      	cmp	r3, #15
 8001b9e:	dde9      	ble.n	8001b74 <to_prev_intersection+0x3ba>
                for (int i = 0; i < 16; i++)
 8001ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ba6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ba8:	2b0f      	cmp	r3, #15
 8001baa:	dde0      	ble.n	8001b6e <to_prev_intersection+0x3b4>
                maze->q_f = -1;
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	2393      	movs	r3, #147	@ 0x93
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	21ff      	movs	r1, #255	@ 0xff
 8001bb4:	54d1      	strb	r1, [r2, r3]
                maze->q_r = -1;
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	2326      	movs	r3, #38	@ 0x26
 8001bba:	33ff      	adds	r3, #255	@ 0xff
 8001bbc:	21ff      	movs	r1, #255	@ 0xff
 8001bbe:	54d1      	strb	r1, [r2, r3]
                return;
 8001bc0:	f000 feea 	bl	8002998 <to_prev_intersection+0x11de>
            }

            // finally add the starting cell
            path[plen][0] = maze->curr_cell[0];
 8001bc4:	2045      	movs	r0, #69	@ 0x45
 8001bc6:	183b      	adds	r3, r7, r0
 8001bc8:	2200      	movs	r2, #0
 8001bca:	569a      	ldrsb	r2, [r3, r2]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2151      	movs	r1, #81	@ 0x51
 8001bd0:	5659      	ldrsb	r1, [r3, r1]
 8001bd2:	240c      	movs	r4, #12
 8001bd4:	193b      	adds	r3, r7, r4
 8001bd6:	0052      	lsls	r2, r2, #1
 8001bd8:	54d1      	strb	r1, [r2, r3]
            path[plen][1] = maze->curr_cell[1];
 8001bda:	183b      	adds	r3, r7, r0
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	b25b      	sxtb	r3, r3
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	2152      	movs	r1, #82	@ 0x52
 8001be4:	5651      	ldrsb	r1, [r2, r1]
 8001be6:	193a      	adds	r2, r7, r4
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	18d3      	adds	r3, r2, r3
 8001bec:	3301      	adds	r3, #1
 8001bee:	1c0a      	adds	r2, r1, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
            plen++;
 8001bf2:	183b      	adds	r3, r7, r0
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	b25b      	sxtb	r3, r3
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	b2da      	uxtb	r2, r3
 8001bfe:	183b      	adds	r3, r7, r0
 8001c00:	701a      	strb	r2, [r3, #0]

            // path currently: [target, ..., start] -> reverse to [start, ..., target]
            for (int8_t i = 0; i < plen / 2; i++)
 8001c02:	2337      	movs	r3, #55	@ 0x37
 8001c04:	18fb      	adds	r3, r7, r3
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
 8001c0a:	e060      	b.n	8001cce <to_prev_intersection+0x514>
            {
                int tx0 = path[i][0];
 8001c0c:	2037      	movs	r0, #55	@ 0x37
 8001c0e:	183b      	adds	r3, r7, r0
 8001c10:	2200      	movs	r2, #0
 8001c12:	569a      	ldrsb	r2, [r3, r2]
 8001c14:	240c      	movs	r4, #12
 8001c16:	193b      	adds	r3, r7, r4
 8001c18:	0052      	lsls	r2, r2, #1
 8001c1a:	56d3      	ldrsb	r3, [r2, r3]
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
                int ty0 = path[i][1];
 8001c1e:	183b      	adds	r3, r7, r0
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	b25b      	sxtb	r3, r3
 8001c24:	193a      	adds	r2, r7, r4
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	18d3      	adds	r3, r2, r3
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	b25b      	sxtb	r3, r3
 8001c30:	623b      	str	r3, [r7, #32]
                path[i][0] = path[plen - 1 - i][0];
 8001c32:	2545      	movs	r5, #69	@ 0x45
 8001c34:	197b      	adds	r3, r7, r5
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	b25b      	sxtb	r3, r3
 8001c3a:	1e5a      	subs	r2, r3, #1
 8001c3c:	183b      	adds	r3, r7, r0
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	b25b      	sxtb	r3, r3
 8001c42:	1ad1      	subs	r1, r2, r3
 8001c44:	183b      	adds	r3, r7, r0
 8001c46:	2200      	movs	r2, #0
 8001c48:	569a      	ldrsb	r2, [r3, r2]
 8001c4a:	193b      	adds	r3, r7, r4
 8001c4c:	0049      	lsls	r1, r1, #1
 8001c4e:	56c9      	ldrsb	r1, [r1, r3]
 8001c50:	193b      	adds	r3, r7, r4
 8001c52:	0052      	lsls	r2, r2, #1
 8001c54:	54d1      	strb	r1, [r2, r3]
                path[i][1] = path[plen - 1 - i][1];
 8001c56:	197b      	adds	r3, r7, r5
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b25b      	sxtb	r3, r3
 8001c5c:	1e5a      	subs	r2, r3, #1
 8001c5e:	183b      	adds	r3, r7, r0
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	b25b      	sxtb	r3, r3
 8001c64:	1ad2      	subs	r2, r2, r3
 8001c66:	183b      	adds	r3, r7, r0
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	b25b      	sxtb	r3, r3
 8001c6c:	1939      	adds	r1, r7, r4
 8001c6e:	0052      	lsls	r2, r2, #1
 8001c70:	188a      	adds	r2, r1, r2
 8001c72:	3201      	adds	r2, #1
 8001c74:	2100      	movs	r1, #0
 8001c76:	5651      	ldrsb	r1, [r2, r1]
 8001c78:	193a      	adds	r2, r7, r4
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	18d3      	adds	r3, r2, r3
 8001c7e:	3301      	adds	r3, #1
 8001c80:	1c0a      	adds	r2, r1, #0
 8001c82:	701a      	strb	r2, [r3, #0]
                path[plen - 1 - i][0] = tx0;
 8001c84:	197b      	adds	r3, r7, r5
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	b25b      	sxtb	r3, r3
 8001c8a:	1e5a      	subs	r2, r3, #1
 8001c8c:	183b      	adds	r3, r7, r0
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	b25b      	sxtb	r3, r3
 8001c92:	1ad2      	subs	r2, r2, r3
 8001c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c96:	b259      	sxtb	r1, r3
 8001c98:	193b      	adds	r3, r7, r4
 8001c9a:	0052      	lsls	r2, r2, #1
 8001c9c:	54d1      	strb	r1, [r2, r3]
                path[plen - 1 - i][1] = ty0;
 8001c9e:	197b      	adds	r3, r7, r5
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	b25b      	sxtb	r3, r3
 8001ca4:	1e5a      	subs	r2, r3, #1
 8001ca6:	183b      	adds	r3, r7, r0
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	b25b      	sxtb	r3, r3
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	6a3a      	ldr	r2, [r7, #32]
 8001cb0:	b251      	sxtb	r1, r2
 8001cb2:	193a      	adds	r2, r7, r4
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	18d3      	adds	r3, r2, r3
 8001cb8:	3301      	adds	r3, #1
 8001cba:	1c0a      	adds	r2, r1, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
            for (int8_t i = 0; i < plen / 2; i++)
 8001cbe:	183b      	adds	r3, r7, r0
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	b25b      	sxtb	r3, r3
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	183b      	adds	r3, r7, r0
 8001ccc:	701a      	strb	r2, [r3, #0]
 8001cce:	2345      	movs	r3, #69	@ 0x45
 8001cd0:	18fb      	adds	r3, r7, r3
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	b25b      	sxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	da00      	bge.n	8001cdc <to_prev_intersection+0x522>
 8001cda:	3301      	adds	r3, #1
 8001cdc:	105b      	asrs	r3, r3, #1
 8001cde:	b25b      	sxtb	r3, r3
 8001ce0:	2237      	movs	r2, #55	@ 0x37
 8001ce2:	18ba      	adds	r2, r7, r2
 8001ce4:	7812      	ldrb	r2, [r2, #0]
 8001ce6:	b252      	sxtb	r2, r2
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	db8f      	blt.n	8001c0c <to_prev_intersection+0x452>
            }

            // follow path from current -> intersection
            for (int8_t i = 1; i < plen; i++)
 8001cec:	2336      	movs	r3, #54	@ 0x36
 8001cee:	18fb      	adds	r3, r7, r3
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	701a      	strb	r2, [r3, #0]
 8001cf4:	e1e3      	b.n	80020be <to_prev_intersection+0x904>
            {
                int8_t sx = path[i - 1][0];
 8001cf6:	2036      	movs	r0, #54	@ 0x36
 8001cf8:	183b      	adds	r3, r7, r0
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	b25b      	sxtb	r3, r3
 8001cfe:	1e59      	subs	r1, r3, #1
 8001d00:	252d      	movs	r5, #45	@ 0x2d
 8001d02:	197b      	adds	r3, r7, r5
 8001d04:	240c      	movs	r4, #12
 8001d06:	193a      	adds	r2, r7, r4
 8001d08:	0049      	lsls	r1, r1, #1
 8001d0a:	5c8a      	ldrb	r2, [r1, r2]
 8001d0c:	701a      	strb	r2, [r3, #0]
                int8_t sy = path[i - 1][1];
 8001d0e:	183b      	adds	r3, r7, r0
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	b25b      	sxtb	r3, r3
 8001d14:	1e5a      	subs	r2, r3, #1
 8001d16:	262c      	movs	r6, #44	@ 0x2c
 8001d18:	19bb      	adds	r3, r7, r6
 8001d1a:	1939      	adds	r1, r7, r4
 8001d1c:	0052      	lsls	r2, r2, #1
 8001d1e:	188a      	adds	r2, r1, r2
 8001d20:	3201      	adds	r2, #1
 8001d22:	7812      	ldrb	r2, [r2, #0]
 8001d24:	701a      	strb	r2, [r3, #0]
                int8_t dx = path[i][0];
 8001d26:	183b      	adds	r3, r7, r0
 8001d28:	2100      	movs	r1, #0
 8001d2a:	5659      	ldrsb	r1, [r3, r1]
 8001d2c:	232b      	movs	r3, #43	@ 0x2b
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	193a      	adds	r2, r7, r4
 8001d32:	0049      	lsls	r1, r1, #1
 8001d34:	5c8a      	ldrb	r2, [r1, r2]
 8001d36:	701a      	strb	r2, [r3, #0]
                int8_t dy = path[i][1];
 8001d38:	183b      	adds	r3, r7, r0
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	569a      	ldrsb	r2, [r3, r2]
 8001d3e:	202a      	movs	r0, #42	@ 0x2a
 8001d40:	183b      	adds	r3, r7, r0
 8001d42:	1939      	adds	r1, r7, r4
 8001d44:	0052      	lsls	r2, r2, #1
 8001d46:	188a      	adds	r2, r1, r2
 8001d48:	3201      	adds	r2, #1
 8001d4a:	7812      	ldrb	r2, [r2, #0]
 8001d4c:	701a      	strb	r2, [r3, #0]

                // determine required absolute direction
                char need = 'N';
 8001d4e:	2135      	movs	r1, #53	@ 0x35
 8001d50:	187b      	adds	r3, r7, r1
 8001d52:	224e      	movs	r2, #78	@ 0x4e
 8001d54:	701a      	strb	r2, [r3, #0]
                if (dx == sx && dy == sy + 1)
 8001d56:	232b      	movs	r3, #43	@ 0x2b
 8001d58:	18fa      	adds	r2, r7, r3
 8001d5a:	197b      	adds	r3, r7, r5
 8001d5c:	7812      	ldrb	r2, [r2, #0]
 8001d5e:	b252      	sxtb	r2, r2
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	b25b      	sxtb	r3, r3
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d10c      	bne.n	8001d82 <to_prev_intersection+0x5c8>
 8001d68:	183b      	adds	r3, r7, r0
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	569a      	ldrsb	r2, [r3, r2]
 8001d6e:	19bb      	adds	r3, r7, r6
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	b25b      	sxtb	r3, r3
 8001d74:	3301      	adds	r3, #1
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d103      	bne.n	8001d82 <to_prev_intersection+0x5c8>
                    need = 'N';
 8001d7a:	187b      	adds	r3, r7, r1
 8001d7c:	224e      	movs	r2, #78	@ 0x4e
 8001d7e:	701a      	strb	r2, [r3, #0]
 8001d80:	e04c      	b.n	8001e1c <to_prev_intersection+0x662>
                else if (dx == sx + 1 && dy == sy)
 8001d82:	232b      	movs	r3, #43	@ 0x2b
 8001d84:	18fb      	adds	r3, r7, r3
 8001d86:	2200      	movs	r2, #0
 8001d88:	569a      	ldrsb	r2, [r3, r2]
 8001d8a:	232d      	movs	r3, #45	@ 0x2d
 8001d8c:	18fb      	adds	r3, r7, r3
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	b25b      	sxtb	r3, r3
 8001d92:	3301      	adds	r3, #1
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d10e      	bne.n	8001db6 <to_prev_intersection+0x5fc>
 8001d98:	232a      	movs	r3, #42	@ 0x2a
 8001d9a:	18fa      	adds	r2, r7, r3
 8001d9c:	232c      	movs	r3, #44	@ 0x2c
 8001d9e:	18fb      	adds	r3, r7, r3
 8001da0:	7812      	ldrb	r2, [r2, #0]
 8001da2:	b252      	sxtb	r2, r2
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	b25b      	sxtb	r3, r3
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d104      	bne.n	8001db6 <to_prev_intersection+0x5fc>
                    need = 'E';
 8001dac:	2335      	movs	r3, #53	@ 0x35
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	2245      	movs	r2, #69	@ 0x45
 8001db2:	701a      	strb	r2, [r3, #0]
 8001db4:	e032      	b.n	8001e1c <to_prev_intersection+0x662>
                else if (dx == sx && dy == sy - 1)
 8001db6:	232b      	movs	r3, #43	@ 0x2b
 8001db8:	18fa      	adds	r2, r7, r3
 8001dba:	232d      	movs	r3, #45	@ 0x2d
 8001dbc:	18fb      	adds	r3, r7, r3
 8001dbe:	7812      	ldrb	r2, [r2, #0]
 8001dc0:	b252      	sxtb	r2, r2
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	b25b      	sxtb	r3, r3
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d10f      	bne.n	8001dea <to_prev_intersection+0x630>
 8001dca:	232a      	movs	r3, #42	@ 0x2a
 8001dcc:	18fb      	adds	r3, r7, r3
 8001dce:	2200      	movs	r2, #0
 8001dd0:	569a      	ldrsb	r2, [r3, r2]
 8001dd2:	232c      	movs	r3, #44	@ 0x2c
 8001dd4:	18fb      	adds	r3, r7, r3
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	b25b      	sxtb	r3, r3
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d104      	bne.n	8001dea <to_prev_intersection+0x630>
                    need = 'S';
 8001de0:	2335      	movs	r3, #53	@ 0x35
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	2253      	movs	r2, #83	@ 0x53
 8001de6:	701a      	strb	r2, [r3, #0]
 8001de8:	e018      	b.n	8001e1c <to_prev_intersection+0x662>
                else if (dx == sx - 1 && dy == sy)
 8001dea:	232b      	movs	r3, #43	@ 0x2b
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	2200      	movs	r2, #0
 8001df0:	569a      	ldrsb	r2, [r3, r2]
 8001df2:	232d      	movs	r3, #45	@ 0x2d
 8001df4:	18fb      	adds	r3, r7, r3
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	b25b      	sxtb	r3, r3
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d10d      	bne.n	8001e1c <to_prev_intersection+0x662>
 8001e00:	232a      	movs	r3, #42	@ 0x2a
 8001e02:	18fa      	adds	r2, r7, r3
 8001e04:	232c      	movs	r3, #44	@ 0x2c
 8001e06:	18fb      	adds	r3, r7, r3
 8001e08:	7812      	ldrb	r2, [r2, #0]
 8001e0a:	b252      	sxtb	r2, r2
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	b25b      	sxtb	r3, r3
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d103      	bne.n	8001e1c <to_prev_intersection+0x662>
                    need = 'W';
 8001e14:	2335      	movs	r3, #53	@ 0x35
 8001e16:	18fb      	adds	r3, r7, r3
 8001e18:	2257      	movs	r2, #87	@ 0x57
 8001e1a:	701a      	strb	r2, [r3, #0]

                // verify that planned step is not blocked by a wall in the map
                int8_t blocked = 0;
 8001e1c:	2434      	movs	r4, #52	@ 0x34
 8001e1e:	193b      	adds	r3, r7, r4
 8001e20:	2200      	movs	r2, #0
 8001e22:	701a      	strb	r2, [r3, #0]
                if (need == 'N' && maze->cells[sx][sy].wallFront)
 8001e24:	2335      	movs	r3, #53	@ 0x35
 8001e26:	18fb      	adds	r3, r7, r3
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b4e      	cmp	r3, #78	@ 0x4e
 8001e2c:	d119      	bne.n	8001e62 <to_prev_intersection+0x6a8>
 8001e2e:	232d      	movs	r3, #45	@ 0x2d
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	2100      	movs	r1, #0
 8001e34:	5659      	ldrsb	r1, [r3, r1]
 8001e36:	232c      	movs	r3, #44	@ 0x2c
 8001e38:	18fb      	adds	r3, r7, r3
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	b25b      	sxtb	r3, r3
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	001a      	movs	r2, r3
 8001e42:	00d2      	lsls	r2, r2, #3
 8001e44:	18d2      	adds	r2, r2, r3
 8001e46:	000b      	movs	r3, r1
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	185b      	adds	r3, r3, r1
 8001e4c:	00d9      	lsls	r1, r3, #3
 8001e4e:	185b      	adds	r3, r3, r1
 8001e50:	18d3      	adds	r3, r2, r3
 8001e52:	18c3      	adds	r3, r0, r3
 8001e54:	3302      	adds	r3, #2
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d002      	beq.n	8001e62 <to_prev_intersection+0x6a8>
                    blocked = 1;
 8001e5c:	193b      	adds	r3, r7, r4
 8001e5e:	2201      	movs	r2, #1
 8001e60:	701a      	strb	r2, [r3, #0]
                if (need == 'E' && maze->cells[sx][sy].wallRight)
 8001e62:	2335      	movs	r3, #53	@ 0x35
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b45      	cmp	r3, #69	@ 0x45
 8001e6a:	d11a      	bne.n	8001ea2 <to_prev_intersection+0x6e8>
 8001e6c:	232d      	movs	r3, #45	@ 0x2d
 8001e6e:	18fb      	adds	r3, r7, r3
 8001e70:	2100      	movs	r1, #0
 8001e72:	5659      	ldrsb	r1, [r3, r1]
 8001e74:	232c      	movs	r3, #44	@ 0x2c
 8001e76:	18fb      	adds	r3, r7, r3
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	b25b      	sxtb	r3, r3
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	001a      	movs	r2, r3
 8001e80:	00d2      	lsls	r2, r2, #3
 8001e82:	18d2      	adds	r2, r2, r3
 8001e84:	000b      	movs	r3, r1
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	185b      	adds	r3, r3, r1
 8001e8a:	00d9      	lsls	r1, r3, #3
 8001e8c:	185b      	adds	r3, r3, r1
 8001e8e:	18d3      	adds	r3, r2, r3
 8001e90:	18c3      	adds	r3, r0, r3
 8001e92:	3301      	adds	r3, #1
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d003      	beq.n	8001ea2 <to_prev_intersection+0x6e8>
                    blocked = 1;
 8001e9a:	2334      	movs	r3, #52	@ 0x34
 8001e9c:	18fb      	adds	r3, r7, r3
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]
                if (need == 'S' && maze->cells[sx][sy].wallBack)
 8001ea2:	2335      	movs	r3, #53	@ 0x35
 8001ea4:	18fb      	adds	r3, r7, r3
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b53      	cmp	r3, #83	@ 0x53
 8001eaa:	d11a      	bne.n	8001ee2 <to_prev_intersection+0x728>
 8001eac:	232d      	movs	r3, #45	@ 0x2d
 8001eae:	18fb      	adds	r3, r7, r3
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	5659      	ldrsb	r1, [r3, r1]
 8001eb4:	232c      	movs	r3, #44	@ 0x2c
 8001eb6:	18fb      	adds	r3, r7, r3
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	b25b      	sxtb	r3, r3
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	001a      	movs	r2, r3
 8001ec0:	00d2      	lsls	r2, r2, #3
 8001ec2:	18d2      	adds	r2, r2, r3
 8001ec4:	000b      	movs	r3, r1
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	185b      	adds	r3, r3, r1
 8001eca:	00d9      	lsls	r1, r3, #3
 8001ecc:	185b      	adds	r3, r3, r1
 8001ece:	18d3      	adds	r3, r2, r3
 8001ed0:	18c3      	adds	r3, r0, r3
 8001ed2:	3303      	adds	r3, #3
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <to_prev_intersection+0x728>
                    blocked = 1;
 8001eda:	2334      	movs	r3, #52	@ 0x34
 8001edc:	18fb      	adds	r3, r7, r3
 8001ede:	2201      	movs	r2, #1
 8001ee0:	701a      	strb	r2, [r3, #0]
                if (need == 'W' && maze->cells[sx][sy].wallLeft)
 8001ee2:	2335      	movs	r3, #53	@ 0x35
 8001ee4:	18fb      	adds	r3, r7, r3
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	2b57      	cmp	r3, #87	@ 0x57
 8001eea:	d118      	bne.n	8001f1e <to_prev_intersection+0x764>
 8001eec:	232d      	movs	r3, #45	@ 0x2d
 8001eee:	18fb      	adds	r3, r7, r3
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	5659      	ldrsb	r1, [r3, r1]
 8001ef4:	232c      	movs	r3, #44	@ 0x2c
 8001ef6:	18fb      	adds	r3, r7, r3
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	b25b      	sxtb	r3, r3
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	001a      	movs	r2, r3
 8001f00:	00d2      	lsls	r2, r2, #3
 8001f02:	18d2      	adds	r2, r2, r3
 8001f04:	000b      	movs	r3, r1
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	185b      	adds	r3, r3, r1
 8001f0a:	00d9      	lsls	r1, r3, #3
 8001f0c:	185b      	adds	r3, r3, r1
 8001f0e:	18d3      	adds	r3, r2, r3
 8001f10:	5c1b      	ldrb	r3, [r3, r0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d003      	beq.n	8001f1e <to_prev_intersection+0x764>
                    blocked = 1;
 8001f16:	2334      	movs	r3, #52	@ 0x34
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	701a      	strb	r2, [r3, #0]
                if (blocked==1)
 8001f1e:	2334      	movs	r3, #52	@ 0x34
 8001f20:	18fb      	adds	r3, r7, r3
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	b25b      	sxtb	r3, r3
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d148      	bne.n	8001fbc <to_prev_intersection+0x802>
                {
                    // cleanup and abort
                    for (int8_t ii = 0; ii < 16; ii++)
 8001f2a:	2333      	movs	r3, #51	@ 0x33
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	2200      	movs	r2, #0
 8001f30:	701a      	strb	r2, [r3, #0]
 8001f32:	e031      	b.n	8001f98 <to_prev_intersection+0x7de>
                        for (int8_t jj = 0; jj < 16; jj++)
 8001f34:	2332      	movs	r3, #50	@ 0x32
 8001f36:	18fb      	adds	r3, r7, r3
 8001f38:	2200      	movs	r2, #0
 8001f3a:	701a      	strb	r2, [r3, #0]
 8001f3c:	e01d      	b.n	8001f7a <to_prev_intersection+0x7c0>
                            maze->cells[ii][jj].bfs_visited = 0;
 8001f3e:	2333      	movs	r3, #51	@ 0x33
 8001f40:	18fb      	adds	r3, r7, r3
 8001f42:	2100      	movs	r1, #0
 8001f44:	5659      	ldrsb	r1, [r3, r1]
 8001f46:	2432      	movs	r4, #50	@ 0x32
 8001f48:	193b      	adds	r3, r7, r4
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	b25b      	sxtb	r3, r3
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	001a      	movs	r2, r3
 8001f52:	00d2      	lsls	r2, r2, #3
 8001f54:	18d2      	adds	r2, r2, r3
 8001f56:	000b      	movs	r3, r1
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	185b      	adds	r3, r3, r1
 8001f5c:	00d9      	lsls	r1, r3, #3
 8001f5e:	185b      	adds	r3, r3, r1
 8001f60:	18d3      	adds	r3, r2, r3
 8001f62:	18c3      	adds	r3, r0, r3
 8001f64:	3305      	adds	r3, #5
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]
                        for (int8_t jj = 0; jj < 16; jj++)
 8001f6a:	193b      	adds	r3, r7, r4
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	b25b      	sxtb	r3, r3
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	3301      	adds	r3, #1
 8001f74:	b2da      	uxtb	r2, r3
 8001f76:	193b      	adds	r3, r7, r4
 8001f78:	701a      	strb	r2, [r3, #0]
 8001f7a:	2332      	movs	r3, #50	@ 0x32
 8001f7c:	18fb      	adds	r3, r7, r3
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	b25b      	sxtb	r3, r3
 8001f82:	2b0f      	cmp	r3, #15
 8001f84:	dddb      	ble.n	8001f3e <to_prev_intersection+0x784>
                    for (int8_t ii = 0; ii < 16; ii++)
 8001f86:	2133      	movs	r1, #51	@ 0x33
 8001f88:	187b      	adds	r3, r7, r1
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	b25b      	sxtb	r3, r3
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	3301      	adds	r3, #1
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	187b      	adds	r3, r7, r1
 8001f96:	701a      	strb	r2, [r3, #0]
 8001f98:	2333      	movs	r3, #51	@ 0x33
 8001f9a:	18fb      	adds	r3, r7, r3
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	b25b      	sxtb	r3, r3
 8001fa0:	2b0f      	cmp	r3, #15
 8001fa2:	ddc7      	ble.n	8001f34 <to_prev_intersection+0x77a>
                    maze->q_f = -1;
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	2393      	movs	r3, #147	@ 0x93
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	21ff      	movs	r1, #255	@ 0xff
 8001fac:	54d1      	strb	r1, [r2, r3]
                    maze->q_r = -1;
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	2326      	movs	r3, #38	@ 0x26
 8001fb2:	33ff      	adds	r3, #255	@ 0xff
 8001fb4:	21ff      	movs	r1, #255	@ 0xff
 8001fb6:	54d1      	strb	r1, [r2, r3]
                    return;
 8001fb8:	f000 fcee 	bl	8002998 <to_prev_intersection+0x11de>
                }

                // turn to required direction using minimal turns
                if (maze->orient == need)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	225b      	movs	r2, #91	@ 0x5b
 8001fc0:	5c9b      	ldrb	r3, [r3, r2]
 8001fc2:	2135      	movs	r1, #53	@ 0x35
 8001fc4:	187a      	adds	r2, r7, r1
 8001fc6:	7812      	ldrb	r2, [r2, #0]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d100      	bne.n	8001fce <to_prev_intersection+0x814>
 8001fcc:	e068      	b.n	80020a0 <to_prev_intersection+0x8e6>
                {
                    // nothing
                }
                else if ((maze->orient == 'N' && need == 'S') || (maze->orient == 'S' && need == 'N') ||
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	225b      	movs	r2, #91	@ 0x5b
 8001fd2:	5c9b      	ldrb	r3, [r3, r2]
 8001fd4:	2b4e      	cmp	r3, #78	@ 0x4e
 8001fd6:	d103      	bne.n	8001fe0 <to_prev_intersection+0x826>
 8001fd8:	187b      	adds	r3, r7, r1
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b53      	cmp	r3, #83	@ 0x53
 8001fde:	d01d      	beq.n	800201c <to_prev_intersection+0x862>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	225b      	movs	r2, #91	@ 0x5b
 8001fe4:	5c9b      	ldrb	r3, [r3, r2]
 8001fe6:	2b53      	cmp	r3, #83	@ 0x53
 8001fe8:	d104      	bne.n	8001ff4 <to_prev_intersection+0x83a>
 8001fea:	2335      	movs	r3, #53	@ 0x35
 8001fec:	18fb      	adds	r3, r7, r3
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2b4e      	cmp	r3, #78	@ 0x4e
 8001ff2:	d013      	beq.n	800201c <to_prev_intersection+0x862>
                         (maze->orient == 'E' && need == 'W') || (maze->orient == 'W' && need == 'E'))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	225b      	movs	r2, #91	@ 0x5b
 8001ff8:	5c9b      	ldrb	r3, [r3, r2]
                else if ((maze->orient == 'N' && need == 'S') || (maze->orient == 'S' && need == 'N') ||
 8001ffa:	2b45      	cmp	r3, #69	@ 0x45
 8001ffc:	d104      	bne.n	8002008 <to_prev_intersection+0x84e>
                         (maze->orient == 'E' && need == 'W') || (maze->orient == 'W' && need == 'E'))
 8001ffe:	2335      	movs	r3, #53	@ 0x35
 8002000:	18fb      	adds	r3, r7, r3
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b57      	cmp	r3, #87	@ 0x57
 8002006:	d009      	beq.n	800201c <to_prev_intersection+0x862>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	225b      	movs	r2, #91	@ 0x5b
 800200c:	5c9b      	ldrb	r3, [r3, r2]
 800200e:	2b57      	cmp	r3, #87	@ 0x57
 8002010:	d111      	bne.n	8002036 <to_prev_intersection+0x87c>
 8002012:	2335      	movs	r3, #53	@ 0x35
 8002014:	18fb      	adds	r3, r7, r3
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b45      	cmp	r3, #69	@ 0x45
 800201a:	d10c      	bne.n	8002036 <to_prev_intersection+0x87c>
                {
                    turn_left(maze,sim_maze);
 800201c:	683a      	ldr	r2, [r7, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	0011      	movs	r1, r2
 8002022:	0018      	movs	r0, r3
 8002024:	f7ff fae8 	bl	80015f8 <turn_left>
                    turn_left(maze,sim_maze);
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	0011      	movs	r1, r2
 800202e:	0018      	movs	r0, r3
 8002030:	f7ff fae2 	bl	80015f8 <turn_left>
 8002034:	e034      	b.n	80020a0 <to_prev_intersection+0x8e6>
                }
                else if ((maze->orient == 'N' && need == 'W') || (maze->orient == 'W' && need == 'S') ||
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	225b      	movs	r2, #91	@ 0x5b
 800203a:	5c9b      	ldrb	r3, [r3, r2]
 800203c:	2b4e      	cmp	r3, #78	@ 0x4e
 800203e:	d104      	bne.n	800204a <to_prev_intersection+0x890>
 8002040:	2335      	movs	r3, #53	@ 0x35
 8002042:	18fb      	adds	r3, r7, r3
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	2b57      	cmp	r3, #87	@ 0x57
 8002048:	d01d      	beq.n	8002086 <to_prev_intersection+0x8cc>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	225b      	movs	r2, #91	@ 0x5b
 800204e:	5c9b      	ldrb	r3, [r3, r2]
 8002050:	2b57      	cmp	r3, #87	@ 0x57
 8002052:	d104      	bne.n	800205e <to_prev_intersection+0x8a4>
 8002054:	2335      	movs	r3, #53	@ 0x35
 8002056:	18fb      	adds	r3, r7, r3
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b53      	cmp	r3, #83	@ 0x53
 800205c:	d013      	beq.n	8002086 <to_prev_intersection+0x8cc>
                         (maze->orient == 'S' && need == 'E') || (maze->orient == 'E' && need == 'N'))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	225b      	movs	r2, #91	@ 0x5b
 8002062:	5c9b      	ldrb	r3, [r3, r2]
                else if ((maze->orient == 'N' && need == 'W') || (maze->orient == 'W' && need == 'S') ||
 8002064:	2b53      	cmp	r3, #83	@ 0x53
 8002066:	d104      	bne.n	8002072 <to_prev_intersection+0x8b8>
                         (maze->orient == 'S' && need == 'E') || (maze->orient == 'E' && need == 'N'))
 8002068:	2335      	movs	r3, #53	@ 0x35
 800206a:	18fb      	adds	r3, r7, r3
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2b45      	cmp	r3, #69	@ 0x45
 8002070:	d009      	beq.n	8002086 <to_prev_intersection+0x8cc>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	225b      	movs	r2, #91	@ 0x5b
 8002076:	5c9b      	ldrb	r3, [r3, r2]
 8002078:	2b45      	cmp	r3, #69	@ 0x45
 800207a:	d10b      	bne.n	8002094 <to_prev_intersection+0x8da>
 800207c:	2335      	movs	r3, #53	@ 0x35
 800207e:	18fb      	adds	r3, r7, r3
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	2b4e      	cmp	r3, #78	@ 0x4e
 8002084:	d106      	bne.n	8002094 <to_prev_intersection+0x8da>
                {
                    turn_left(maze,sim_maze);
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	0011      	movs	r1, r2
 800208c:	0018      	movs	r0, r3
 800208e:	f7ff fab3 	bl	80015f8 <turn_left>
 8002092:	e005      	b.n	80020a0 <to_prev_intersection+0x8e6>
                }
                else
                {
                    turn_right(maze,sim_maze);
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	0011      	movs	r1, r2
 800209a:	0018      	movs	r0, r3
 800209c:	f7ff fae4 	bl	8001668 <turn_right>
                }

                // move forward one step
                move_forward(maze,sim_maze);
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	0011      	movs	r1, r2
 80020a6:	0018      	movs	r0, r3
 80020a8:	f7ff fa56 	bl	8001558 <move_forward>
            for (int8_t i = 1; i < plen; i++)
 80020ac:	2136      	movs	r1, #54	@ 0x36
 80020ae:	187b      	adds	r3, r7, r1
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	b25b      	sxtb	r3, r3
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	3301      	adds	r3, #1
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	187b      	adds	r3, r7, r1
 80020bc:	701a      	strb	r2, [r3, #0]
 80020be:	2336      	movs	r3, #54	@ 0x36
 80020c0:	18fa      	adds	r2, r7, r3
 80020c2:	2345      	movs	r3, #69	@ 0x45
 80020c4:	18fb      	adds	r3, r7, r3
 80020c6:	7812      	ldrb	r2, [r2, #0]
 80020c8:	b252      	sxtb	r2, r2
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	b25b      	sxtb	r3, r3
 80020ce:	429a      	cmp	r2, r3
 80020d0:	da00      	bge.n	80020d4 <to_prev_intersection+0x91a>
 80020d2:	e610      	b.n	8001cf6 <to_prev_intersection+0x53c>
            }

            // cleanup bfs_visited flags and queue pointers
            for (int8_t i = 0; i < 16; i++)
 80020d4:	2331      	movs	r3, #49	@ 0x31
 80020d6:	18fb      	adds	r3, r7, r3
 80020d8:	2200      	movs	r2, #0
 80020da:	701a      	strb	r2, [r3, #0]
 80020dc:	e031      	b.n	8002142 <to_prev_intersection+0x988>
                for (int8_t j = 0; j < 16; j++)
 80020de:	2330      	movs	r3, #48	@ 0x30
 80020e0:	18fb      	adds	r3, r7, r3
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]
 80020e6:	e01d      	b.n	8002124 <to_prev_intersection+0x96a>
                    maze->cells[i][j].bfs_visited = 0;
 80020e8:	2331      	movs	r3, #49	@ 0x31
 80020ea:	18fb      	adds	r3, r7, r3
 80020ec:	2100      	movs	r1, #0
 80020ee:	5659      	ldrsb	r1, [r3, r1]
 80020f0:	2430      	movs	r4, #48	@ 0x30
 80020f2:	193b      	adds	r3, r7, r4
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	b25b      	sxtb	r3, r3
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	001a      	movs	r2, r3
 80020fc:	00d2      	lsls	r2, r2, #3
 80020fe:	18d2      	adds	r2, r2, r3
 8002100:	000b      	movs	r3, r1
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	185b      	adds	r3, r3, r1
 8002106:	00d9      	lsls	r1, r3, #3
 8002108:	185b      	adds	r3, r3, r1
 800210a:	18d3      	adds	r3, r2, r3
 800210c:	18c3      	adds	r3, r0, r3
 800210e:	3305      	adds	r3, #5
 8002110:	2200      	movs	r2, #0
 8002112:	701a      	strb	r2, [r3, #0]
                for (int8_t j = 0; j < 16; j++)
 8002114:	193b      	adds	r3, r7, r4
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	b25b      	sxtb	r3, r3
 800211a:	b2db      	uxtb	r3, r3
 800211c:	3301      	adds	r3, #1
 800211e:	b2da      	uxtb	r2, r3
 8002120:	193b      	adds	r3, r7, r4
 8002122:	701a      	strb	r2, [r3, #0]
 8002124:	2330      	movs	r3, #48	@ 0x30
 8002126:	18fb      	adds	r3, r7, r3
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	b25b      	sxtb	r3, r3
 800212c:	2b0f      	cmp	r3, #15
 800212e:	dddb      	ble.n	80020e8 <to_prev_intersection+0x92e>
            for (int8_t i = 0; i < 16; i++)
 8002130:	2131      	movs	r1, #49	@ 0x31
 8002132:	187b      	adds	r3, r7, r1
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	b25b      	sxtb	r3, r3
 8002138:	b2db      	uxtb	r3, r3
 800213a:	3301      	adds	r3, #1
 800213c:	b2da      	uxtb	r2, r3
 800213e:	187b      	adds	r3, r7, r1
 8002140:	701a      	strb	r2, [r3, #0]
 8002142:	2331      	movs	r3, #49	@ 0x31
 8002144:	18fb      	adds	r3, r7, r3
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	b25b      	sxtb	r3, r3
 800214a:	2b0f      	cmp	r3, #15
 800214c:	ddc7      	ble.n	80020de <to_prev_intersection+0x924>

            maze->q_f = -1;
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	2393      	movs	r3, #147	@ 0x93
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	21ff      	movs	r1, #255	@ 0xff
 8002156:	54d1      	strb	r1, [r2, r3]
            maze->q_r = -1;
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	2326      	movs	r3, #38	@ 0x26
 800215c:	33ff      	adds	r3, #255	@ 0xff
 800215e:	21ff      	movs	r1, #255	@ 0xff
 8002160:	54d1      	strb	r1, [r2, r3]

            // pop this intersection from stack
            maze->n_ways = 0;
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	232a      	movs	r3, #42	@ 0x2a
 8002166:	33ff      	adds	r3, #255	@ 0xff
 8002168:	2100      	movs	r1, #0
 800216a:	54d1      	strb	r1, [r2, r3]
            maze->n_visited = 0;
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	2395      	movs	r3, #149	@ 0x95
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	2100      	movs	r1, #0
 8002174:	54d1      	strb	r1, [r2, r3]
            if (SIM_wall_front(sim_maze)==0)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	0018      	movs	r0, r3
 800217a:	f7fe fc56 	bl	8000a2a <SIM_wall_front>
 800217e:	1e03      	subs	r3, r0, #0
 8002180:	d141      	bne.n	8002206 <to_prev_intersection+0xa4c>
            {
                maze->n_ways++;
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	232a      	movs	r3, #42	@ 0x2a
 8002186:	33ff      	adds	r3, #255	@ 0xff
 8002188:	56d3      	ldrsb	r3, [r2, r3]
 800218a:	b2db      	uxtb	r3, r3
 800218c:	3301      	adds	r3, #1
 800218e:	b2db      	uxtb	r3, r3
 8002190:	b259      	sxtb	r1, r3
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	232a      	movs	r3, #42	@ 0x2a
 8002196:	33ff      	adds	r3, #255	@ 0xff
 8002198:	54d1      	strb	r1, [r2, r3]
                if (maze->front_cell[0] >= 0 && maze->front_cell[0] < 16 &&
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2255      	movs	r2, #85	@ 0x55
 800219e:	569b      	ldrsb	r3, [r3, r2]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	db30      	blt.n	8002206 <to_prev_intersection+0xa4c>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2255      	movs	r2, #85	@ 0x55
 80021a8:	569b      	ldrsb	r3, [r3, r2]
 80021aa:	2b0f      	cmp	r3, #15
 80021ac:	dc2b      	bgt.n	8002206 <to_prev_intersection+0xa4c>
                    maze->front_cell[1] >= 0 && maze->front_cell[1] < 16 &&
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2256      	movs	r2, #86	@ 0x56
 80021b2:	569b      	ldrsb	r3, [r3, r2]
                if (maze->front_cell[0] >= 0 && maze->front_cell[0] < 16 &&
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	db26      	blt.n	8002206 <to_prev_intersection+0xa4c>
                    maze->front_cell[1] >= 0 && maze->front_cell[1] < 16 &&
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2256      	movs	r2, #86	@ 0x56
 80021bc:	569b      	ldrsb	r3, [r3, r2]
 80021be:	2b0f      	cmp	r3, #15
 80021c0:	dc21      	bgt.n	8002206 <to_prev_intersection+0xa4c>
                    maze->cells[maze->front_cell[0]][maze->front_cell[1]].visited)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2255      	movs	r2, #85	@ 0x55
 80021c6:	569b      	ldrsb	r3, [r3, r2]
 80021c8:	0018      	movs	r0, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2256      	movs	r2, #86	@ 0x56
 80021ce:	569b      	ldrsb	r3, [r3, r2]
 80021d0:	6879      	ldr	r1, [r7, #4]
 80021d2:	001a      	movs	r2, r3
 80021d4:	00d2      	lsls	r2, r2, #3
 80021d6:	18d2      	adds	r2, r2, r3
 80021d8:	0003      	movs	r3, r0
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	181b      	adds	r3, r3, r0
 80021de:	00d8      	lsls	r0, r3, #3
 80021e0:	181b      	adds	r3, r3, r0
 80021e2:	18d3      	adds	r3, r2, r3
 80021e4:	18cb      	adds	r3, r1, r3
 80021e6:	3304      	adds	r3, #4
 80021e8:	781b      	ldrb	r3, [r3, #0]
                    maze->front_cell[1] >= 0 && maze->front_cell[1] < 16 &&
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00b      	beq.n	8002206 <to_prev_intersection+0xa4c>
                    maze->n_visited++;
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	2395      	movs	r3, #149	@ 0x95
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	56d3      	ldrsb	r3, [r2, r3]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	3301      	adds	r3, #1
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	b259      	sxtb	r1, r3
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	2395      	movs	r3, #149	@ 0x95
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	54d1      	strb	r1, [r2, r3]
            }
            if (SIM_wall_left(sim_maze)==0)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	0018      	movs	r0, r3
 800220a:	f7fe fb18 	bl	800083e <SIM_wall_left>
 800220e:	1e03      	subs	r3, r0, #0
 8002210:	d141      	bne.n	8002296 <to_prev_intersection+0xadc>
            {
                maze->n_ways++;
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	232a      	movs	r3, #42	@ 0x2a
 8002216:	33ff      	adds	r3, #255	@ 0xff
 8002218:	56d3      	ldrsb	r3, [r2, r3]
 800221a:	b2db      	uxtb	r3, r3
 800221c:	3301      	adds	r3, #1
 800221e:	b2db      	uxtb	r3, r3
 8002220:	b259      	sxtb	r1, r3
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	232a      	movs	r3, #42	@ 0x2a
 8002226:	33ff      	adds	r3, #255	@ 0xff
 8002228:	54d1      	strb	r1, [r2, r3]
                if (maze->left_cell[0] >= 0 && maze->left_cell[0] < 16 &&
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2257      	movs	r2, #87	@ 0x57
 800222e:	569b      	ldrsb	r3, [r3, r2]
 8002230:	2b00      	cmp	r3, #0
 8002232:	db30      	blt.n	8002296 <to_prev_intersection+0xadc>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2257      	movs	r2, #87	@ 0x57
 8002238:	569b      	ldrsb	r3, [r3, r2]
 800223a:	2b0f      	cmp	r3, #15
 800223c:	dc2b      	bgt.n	8002296 <to_prev_intersection+0xadc>
                    maze->left_cell[1] >= 0 && maze->left_cell[1] < 16 &&
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2258      	movs	r2, #88	@ 0x58
 8002242:	569b      	ldrsb	r3, [r3, r2]
                if (maze->left_cell[0] >= 0 && maze->left_cell[0] < 16 &&
 8002244:	2b00      	cmp	r3, #0
 8002246:	db26      	blt.n	8002296 <to_prev_intersection+0xadc>
                    maze->left_cell[1] >= 0 && maze->left_cell[1] < 16 &&
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2258      	movs	r2, #88	@ 0x58
 800224c:	569b      	ldrsb	r3, [r3, r2]
 800224e:	2b0f      	cmp	r3, #15
 8002250:	dc21      	bgt.n	8002296 <to_prev_intersection+0xadc>
                    maze->cells[maze->left_cell[0]][maze->left_cell[1]].visited)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2257      	movs	r2, #87	@ 0x57
 8002256:	569b      	ldrsb	r3, [r3, r2]
 8002258:	0018      	movs	r0, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2258      	movs	r2, #88	@ 0x58
 800225e:	569b      	ldrsb	r3, [r3, r2]
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	001a      	movs	r2, r3
 8002264:	00d2      	lsls	r2, r2, #3
 8002266:	18d2      	adds	r2, r2, r3
 8002268:	0003      	movs	r3, r0
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	181b      	adds	r3, r3, r0
 800226e:	00d8      	lsls	r0, r3, #3
 8002270:	181b      	adds	r3, r3, r0
 8002272:	18d3      	adds	r3, r2, r3
 8002274:	18cb      	adds	r3, r1, r3
 8002276:	3304      	adds	r3, #4
 8002278:	781b      	ldrb	r3, [r3, #0]
                    maze->left_cell[1] >= 0 && maze->left_cell[1] < 16 &&
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00b      	beq.n	8002296 <to_prev_intersection+0xadc>
                    maze->n_visited++;
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	2395      	movs	r3, #149	@ 0x95
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	56d3      	ldrsb	r3, [r2, r3]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	3301      	adds	r3, #1
 800228a:	b2db      	uxtb	r3, r3
 800228c:	b259      	sxtb	r1, r3
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	2395      	movs	r3, #149	@ 0x95
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	54d1      	strb	r1, [r2, r3]
            }
            if (SIM_wall_right(sim_maze)==0)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	0018      	movs	r0, r3
 800229a:	f7fe fb4b 	bl	8000934 <SIM_wall_right>
 800229e:	1e03      	subs	r3, r0, #0
 80022a0:	d141      	bne.n	8002326 <to_prev_intersection+0xb6c>
            {
                maze->n_ways++;
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	232a      	movs	r3, #42	@ 0x2a
 80022a6:	33ff      	adds	r3, #255	@ 0xff
 80022a8:	56d3      	ldrsb	r3, [r2, r3]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	3301      	adds	r3, #1
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	b259      	sxtb	r1, r3
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	232a      	movs	r3, #42	@ 0x2a
 80022b6:	33ff      	adds	r3, #255	@ 0xff
 80022b8:	54d1      	strb	r1, [r2, r3]
                if (maze->right_cell[0] >= 0 && maze->right_cell[0] < 16 &&
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2259      	movs	r2, #89	@ 0x59
 80022be:	569b      	ldrsb	r3, [r3, r2]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	db30      	blt.n	8002326 <to_prev_intersection+0xb6c>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2259      	movs	r2, #89	@ 0x59
 80022c8:	569b      	ldrsb	r3, [r3, r2]
 80022ca:	2b0f      	cmp	r3, #15
 80022cc:	dc2b      	bgt.n	8002326 <to_prev_intersection+0xb6c>
                    maze->right_cell[1] >= 0 && maze->right_cell[1] < 16 &&
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	225a      	movs	r2, #90	@ 0x5a
 80022d2:	569b      	ldrsb	r3, [r3, r2]
                if (maze->right_cell[0] >= 0 && maze->right_cell[0] < 16 &&
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	db26      	blt.n	8002326 <to_prev_intersection+0xb6c>
                    maze->right_cell[1] >= 0 && maze->right_cell[1] < 16 &&
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	225a      	movs	r2, #90	@ 0x5a
 80022dc:	569b      	ldrsb	r3, [r3, r2]
 80022de:	2b0f      	cmp	r3, #15
 80022e0:	dc21      	bgt.n	8002326 <to_prev_intersection+0xb6c>
                    maze->cells[maze->right_cell[0]][maze->right_cell[1]].visited)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2259      	movs	r2, #89	@ 0x59
 80022e6:	569b      	ldrsb	r3, [r3, r2]
 80022e8:	0018      	movs	r0, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	225a      	movs	r2, #90	@ 0x5a
 80022ee:	569b      	ldrsb	r3, [r3, r2]
 80022f0:	6879      	ldr	r1, [r7, #4]
 80022f2:	001a      	movs	r2, r3
 80022f4:	00d2      	lsls	r2, r2, #3
 80022f6:	18d2      	adds	r2, r2, r3
 80022f8:	0003      	movs	r3, r0
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	181b      	adds	r3, r3, r0
 80022fe:	00d8      	lsls	r0, r3, #3
 8002300:	181b      	adds	r3, r3, r0
 8002302:	18d3      	adds	r3, r2, r3
 8002304:	18cb      	adds	r3, r1, r3
 8002306:	3304      	adds	r3, #4
 8002308:	781b      	ldrb	r3, [r3, #0]
                    maze->right_cell[1] >= 0 && maze->right_cell[1] < 16 &&
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00b      	beq.n	8002326 <to_prev_intersection+0xb6c>
                    maze->n_visited++;
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	2395      	movs	r3, #149	@ 0x95
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	56d3      	ldrsb	r3, [r2, r3]
 8002316:	b2db      	uxtb	r3, r3
 8002318:	3301      	adds	r3, #1
 800231a:	b2db      	uxtb	r3, r3
 800231c:	b259      	sxtb	r1, r3
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	2395      	movs	r3, #149	@ 0x95
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	54d1      	strb	r1, [r2, r3]
            }
            if (maze->n_visited == maze->n_ways)
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	2395      	movs	r3, #149	@ 0x95
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	56d2      	ldrsb	r2, [r2, r3]
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	232a      	movs	r3, #42	@ 0x2a
 8002332:	33ff      	adds	r3, #255	@ 0xff
 8002334:	56cb      	ldrsb	r3, [r1, r3]
 8002336:	429a      	cmp	r2, r3
 8002338:	d000      	beq.n	800233c <to_prev_intersection+0xb82>
 800233a:	e32c      	b.n	8002996 <to_prev_intersection+0x11dc>
            {
                maze->prev_removed[0] = maze->intersection_stack[maze->ISLen - 1][0];
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	22c0      	movs	r2, #192	@ 0xc0
 8002340:	569b      	ldrsb	r3, [r3, r2]
 8002342:	3b01      	subs	r3, #1
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	332c      	adds	r3, #44	@ 0x2c
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	18d3      	adds	r3, r2, r3
 800234c:	3304      	adds	r3, #4
 800234e:	2100      	movs	r1, #0
 8002350:	5659      	ldrsb	r1, [r3, r1]
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	232c      	movs	r3, #44	@ 0x2c
 8002356:	33ff      	adds	r3, #255	@ 0xff
 8002358:	54d1      	strb	r1, [r2, r3]
                maze->prev_removed[1] = maze->intersection_stack[maze->ISLen - 1][1];
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	22c0      	movs	r2, #192	@ 0xc0
 800235e:	569b      	ldrsb	r3, [r3, r2]
 8002360:	3b01      	subs	r3, #1
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	215d      	movs	r1, #93	@ 0x5d
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	18d3      	adds	r3, r2, r3
 800236a:	185b      	adds	r3, r3, r1
 800236c:	2100      	movs	r1, #0
 800236e:	5659      	ldrsb	r1, [r3, r1]
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	2396      	movs	r3, #150	@ 0x96
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	54d1      	strb	r1, [r2, r3]
                maze->ISLen--;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	22c0      	movs	r2, #192	@ 0xc0
 800237c:	569b      	ldrsb	r3, [r3, r2]
 800237e:	b2db      	uxtb	r3, r3
 8002380:	3b01      	subs	r3, #1
 8002382:	b2db      	uxtb	r3, r3
 8002384:	b259      	sxtb	r1, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	22c0      	movs	r2, #192	@ 0xc0
 800238a:	5499      	strb	r1, [r3, r2]
            }
            return;
 800238c:	e303      	b.n	8002996 <to_prev_intersection+0x11dc>
        }

        if (maze->bfs_loc[0] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft &&
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	2328      	movs	r3, #40	@ 0x28
 8002392:	33ff      	adds	r3, #255	@ 0xff
 8002394:	56d3      	ldrsb	r3, [r2, r3]
 8002396:	2b00      	cmp	r3, #0
 8002398:	dc00      	bgt.n	800239c <to_prev_intersection+0xbe2>
 800239a:	e0b2      	b.n	8002502 <to_prev_intersection+0xd48>
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	2328      	movs	r3, #40	@ 0x28
 80023a0:	33ff      	adds	r3, #255	@ 0xff
 80023a2:	56d3      	ldrsb	r3, [r2, r3]
 80023a4:	0018      	movs	r0, r3
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	2394      	movs	r3, #148	@ 0x94
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	56d3      	ldrsb	r3, [r2, r3]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	001a      	movs	r2, r3
 80023b2:	00d2      	lsls	r2, r2, #3
 80023b4:	18d2      	adds	r2, r2, r3
 80023b6:	0003      	movs	r3, r0
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	181b      	adds	r3, r3, r0
 80023bc:	00d8      	lsls	r0, r3, #3
 80023be:	181b      	adds	r3, r3, r0
 80023c0:	18d3      	adds	r3, r2, r3
 80023c2:	5c5b      	ldrb	r3, [r3, r1]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d000      	beq.n	80023ca <to_prev_intersection+0xc10>
 80023c8:	e09b      	b.n	8002502 <to_prev_intersection+0xd48>
            !maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited &&
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	2328      	movs	r3, #40	@ 0x28
 80023ce:	33ff      	adds	r3, #255	@ 0xff
 80023d0:	56d3      	ldrsb	r3, [r2, r3]
 80023d2:	1e59      	subs	r1, r3, #1
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	2394      	movs	r3, #148	@ 0x94
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	56d3      	ldrsb	r3, [r2, r3]
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	001a      	movs	r2, r3
 80023e0:	00d2      	lsls	r2, r2, #3
 80023e2:	18d2      	adds	r2, r2, r3
 80023e4:	000b      	movs	r3, r1
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	185b      	adds	r3, r3, r1
 80023ea:	00d9      	lsls	r1, r3, #3
 80023ec:	185b      	adds	r3, r3, r1
 80023ee:	18d3      	adds	r3, r2, r3
 80023f0:	18c3      	adds	r3, r0, r3
 80023f2:	3305      	adds	r3, #5
 80023f4:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[0] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft &&
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d000      	beq.n	80023fc <to_prev_intersection+0xc42>
 80023fa:	e082      	b.n	8002502 <to_prev_intersection+0xd48>
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].visited)
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	2328      	movs	r3, #40	@ 0x28
 8002400:	33ff      	adds	r3, #255	@ 0xff
 8002402:	56d3      	ldrsb	r3, [r2, r3]
 8002404:	1e59      	subs	r1, r3, #1
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	2394      	movs	r3, #148	@ 0x94
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	56d3      	ldrsb	r3, [r2, r3]
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	001a      	movs	r2, r3
 8002412:	00d2      	lsls	r2, r2, #3
 8002414:	18d2      	adds	r2, r2, r3
 8002416:	000b      	movs	r3, r1
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	185b      	adds	r3, r3, r1
 800241c:	00d9      	lsls	r1, r3, #3
 800241e:	185b      	adds	r3, r3, r1
 8002420:	18d3      	adds	r3, r2, r3
 8002422:	18c3      	adds	r3, r0, r3
 8002424:	3304      	adds	r3, #4
 8002426:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited &&
 8002428:	2b00      	cmp	r3, #0
 800242a:	d06a      	beq.n	8002502 <to_prev_intersection+0xd48>
        {
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited = 1;
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	2328      	movs	r3, #40	@ 0x28
 8002430:	33ff      	adds	r3, #255	@ 0xff
 8002432:	56d3      	ldrsb	r3, [r2, r3]
 8002434:	1e59      	subs	r1, r3, #1
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	2394      	movs	r3, #148	@ 0x94
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	56d3      	ldrsb	r3, [r2, r3]
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	001a      	movs	r2, r3
 8002442:	00d2      	lsls	r2, r2, #3
 8002444:	18d2      	adds	r2, r2, r3
 8002446:	000b      	movs	r3, r1
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	185b      	adds	r3, r3, r1
 800244c:	00d9      	lsls	r1, r3, #3
 800244e:	185b      	adds	r3, r3, r1
 8002450:	18d3      	adds	r3, r2, r3
 8002452:	18c3      	adds	r3, r0, r3
 8002454:	3305      	adds	r3, #5
 8002456:	2201      	movs	r2, #1
 8002458:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	2328      	movs	r3, #40	@ 0x28
 800245e:	33ff      	adds	r3, #255	@ 0xff
 8002460:	56d3      	ldrsb	r3, [r2, r3]
 8002462:	1e59      	subs	r1, r3, #1
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	2394      	movs	r3, #148	@ 0x94
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	56d3      	ldrsb	r3, [r2, r3]
 800246c:	001c      	movs	r4, r3
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	2328      	movs	r3, #40	@ 0x28
 8002472:	33ff      	adds	r3, #255	@ 0xff
 8002474:	56d5      	ldrsb	r5, [r2, r3]
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	0022      	movs	r2, r4
 800247a:	00d2      	lsls	r2, r2, #3
 800247c:	1912      	adds	r2, r2, r4
 800247e:	000b      	movs	r3, r1
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	185b      	adds	r3, r3, r1
 8002484:	00d9      	lsls	r1, r3, #3
 8002486:	185b      	adds	r3, r3, r1
 8002488:	18d3      	adds	r3, r2, r3
 800248a:	18c3      	adds	r3, r0, r3
 800248c:	3306      	adds	r3, #6
 800248e:	1c2a      	adds	r2, r5, #0
 8002490:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	2328      	movs	r3, #40	@ 0x28
 8002496:	33ff      	adds	r3, #255	@ 0xff
 8002498:	56d3      	ldrsb	r3, [r2, r3]
 800249a:	1e59      	subs	r1, r3, #1
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	2394      	movs	r3, #148	@ 0x94
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	56d3      	ldrsb	r3, [r2, r3]
 80024a4:	001c      	movs	r4, r3
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	2394      	movs	r3, #148	@ 0x94
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	56d5      	ldrsb	r5, [r2, r3]
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	0022      	movs	r2, r4
 80024b2:	00d2      	lsls	r2, r2, #3
 80024b4:	1912      	adds	r2, r2, r4
 80024b6:	000b      	movs	r3, r1
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	185b      	adds	r3, r3, r1
 80024bc:	00d9      	lsls	r1, r3, #3
 80024be:	185b      	adds	r3, r3, r1
 80024c0:	18d3      	adds	r3, r2, r3
 80024c2:	18c3      	adds	r3, r0, r3
 80024c4:	3307      	adds	r3, #7
 80024c6:	1c2a      	adds	r2, r5, #0
 80024c8:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[0]--;
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	2328      	movs	r3, #40	@ 0x28
 80024ce:	33ff      	adds	r3, #255	@ 0xff
 80024d0:	56d3      	ldrsb	r3, [r2, r3]
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	3b01      	subs	r3, #1
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	b259      	sxtb	r1, r3
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	2328      	movs	r3, #40	@ 0x28
 80024de:	33ff      	adds	r3, #255	@ 0xff
 80024e0:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	0018      	movs	r0, r3
 80024e6:	f7ff f8f7 	bl	80016d8 <enq>
            maze->bfs_loc[0]++;
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	2328      	movs	r3, #40	@ 0x28
 80024ee:	33ff      	adds	r3, #255	@ 0xff
 80024f0:	56d3      	ldrsb	r3, [r2, r3]
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	3301      	adds	r3, #1
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	b259      	sxtb	r1, r3
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	2328      	movs	r3, #40	@ 0x28
 80024fe:	33ff      	adds	r3, #255	@ 0xff
 8002500:	54d1      	strb	r1, [r2, r3]
        }
        if (maze->bfs_loc[1] < 15 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront &&
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	2394      	movs	r3, #148	@ 0x94
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	56d3      	ldrsb	r3, [r2, r3]
 800250a:	2b0e      	cmp	r3, #14
 800250c:	dd00      	ble.n	8002510 <to_prev_intersection+0xd56>
 800250e:	e0b7      	b.n	8002680 <to_prev_intersection+0xec6>
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	2328      	movs	r3, #40	@ 0x28
 8002514:	33ff      	adds	r3, #255	@ 0xff
 8002516:	56d3      	ldrsb	r3, [r2, r3]
 8002518:	0018      	movs	r0, r3
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	2394      	movs	r3, #148	@ 0x94
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	56d3      	ldrsb	r3, [r2, r3]
 8002522:	6879      	ldr	r1, [r7, #4]
 8002524:	001a      	movs	r2, r3
 8002526:	00d2      	lsls	r2, r2, #3
 8002528:	18d2      	adds	r2, r2, r3
 800252a:	0003      	movs	r3, r0
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	181b      	adds	r3, r3, r0
 8002530:	00d8      	lsls	r0, r3, #3
 8002532:	181b      	adds	r3, r3, r0
 8002534:	18d3      	adds	r3, r2, r3
 8002536:	18cb      	adds	r3, r1, r3
 8002538:	3302      	adds	r3, #2
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d000      	beq.n	8002542 <to_prev_intersection+0xd88>
 8002540:	e09e      	b.n	8002680 <to_prev_intersection+0xec6>
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited &&
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	2328      	movs	r3, #40	@ 0x28
 8002546:	33ff      	adds	r3, #255	@ 0xff
 8002548:	56d3      	ldrsb	r3, [r2, r3]
 800254a:	0018      	movs	r0, r3
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	2394      	movs	r3, #148	@ 0x94
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	56d3      	ldrsb	r3, [r2, r3]
 8002554:	3301      	adds	r3, #1
 8002556:	6879      	ldr	r1, [r7, #4]
 8002558:	001a      	movs	r2, r3
 800255a:	00d2      	lsls	r2, r2, #3
 800255c:	18d2      	adds	r2, r2, r3
 800255e:	0003      	movs	r3, r0
 8002560:	005b      	lsls	r3, r3, #1
 8002562:	181b      	adds	r3, r3, r0
 8002564:	00d8      	lsls	r0, r3, #3
 8002566:	181b      	adds	r3, r3, r0
 8002568:	18d3      	adds	r3, r2, r3
 800256a:	18cb      	adds	r3, r1, r3
 800256c:	3305      	adds	r3, #5
 800256e:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[1] < 15 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront &&
 8002570:	2b00      	cmp	r3, #0
 8002572:	d000      	beq.n	8002576 <to_prev_intersection+0xdbc>
 8002574:	e084      	b.n	8002680 <to_prev_intersection+0xec6>
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].visited)
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	2328      	movs	r3, #40	@ 0x28
 800257a:	33ff      	adds	r3, #255	@ 0xff
 800257c:	56d3      	ldrsb	r3, [r2, r3]
 800257e:	0018      	movs	r0, r3
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	2394      	movs	r3, #148	@ 0x94
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	56d3      	ldrsb	r3, [r2, r3]
 8002588:	3301      	adds	r3, #1
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	001a      	movs	r2, r3
 800258e:	00d2      	lsls	r2, r2, #3
 8002590:	18d2      	adds	r2, r2, r3
 8002592:	0003      	movs	r3, r0
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	181b      	adds	r3, r3, r0
 8002598:	00d8      	lsls	r0, r3, #3
 800259a:	181b      	adds	r3, r3, r0
 800259c:	18d3      	adds	r3, r2, r3
 800259e:	18cb      	adds	r3, r1, r3
 80025a0:	3304      	adds	r3, #4
 80025a2:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited &&
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d06b      	beq.n	8002680 <to_prev_intersection+0xec6>
        {
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited = 1;
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	2328      	movs	r3, #40	@ 0x28
 80025ac:	33ff      	adds	r3, #255	@ 0xff
 80025ae:	56d3      	ldrsb	r3, [r2, r3]
 80025b0:	0018      	movs	r0, r3
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	2394      	movs	r3, #148	@ 0x94
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	56d3      	ldrsb	r3, [r2, r3]
 80025ba:	3301      	adds	r3, #1
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	001a      	movs	r2, r3
 80025c0:	00d2      	lsls	r2, r2, #3
 80025c2:	18d2      	adds	r2, r2, r3
 80025c4:	0003      	movs	r3, r0
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	181b      	adds	r3, r3, r0
 80025ca:	00d8      	lsls	r0, r3, #3
 80025cc:	181b      	adds	r3, r3, r0
 80025ce:	18d3      	adds	r3, r2, r3
 80025d0:	18cb      	adds	r3, r1, r3
 80025d2:	3305      	adds	r3, #5
 80025d4:	2201      	movs	r2, #1
 80025d6:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[0] = maze->bfs_loc[0];
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	2328      	movs	r3, #40	@ 0x28
 80025dc:	33ff      	adds	r3, #255	@ 0xff
 80025de:	56d3      	ldrsb	r3, [r2, r3]
 80025e0:	0018      	movs	r0, r3
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	2394      	movs	r3, #148	@ 0x94
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	56d3      	ldrsb	r3, [r2, r3]
 80025ea:	3301      	adds	r3, #1
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	2228      	movs	r2, #40	@ 0x28
 80025f0:	32ff      	adds	r2, #255	@ 0xff
 80025f2:	568c      	ldrsb	r4, [r1, r2]
 80025f4:	6879      	ldr	r1, [r7, #4]
 80025f6:	001a      	movs	r2, r3
 80025f8:	00d2      	lsls	r2, r2, #3
 80025fa:	18d2      	adds	r2, r2, r3
 80025fc:	0003      	movs	r3, r0
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	181b      	adds	r3, r3, r0
 8002602:	00d8      	lsls	r0, r3, #3
 8002604:	181b      	adds	r3, r3, r0
 8002606:	18d3      	adds	r3, r2, r3
 8002608:	18cb      	adds	r3, r1, r3
 800260a:	3306      	adds	r3, #6
 800260c:	1c22      	adds	r2, r4, #0
 800260e:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[1] = maze->bfs_loc[1];
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	2328      	movs	r3, #40	@ 0x28
 8002614:	33ff      	adds	r3, #255	@ 0xff
 8002616:	56d3      	ldrsb	r3, [r2, r3]
 8002618:	0018      	movs	r0, r3
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	2394      	movs	r3, #148	@ 0x94
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	56d3      	ldrsb	r3, [r2, r3]
 8002622:	3301      	adds	r3, #1
 8002624:	6879      	ldr	r1, [r7, #4]
 8002626:	2294      	movs	r2, #148	@ 0x94
 8002628:	0052      	lsls	r2, r2, #1
 800262a:	568c      	ldrsb	r4, [r1, r2]
 800262c:	6879      	ldr	r1, [r7, #4]
 800262e:	001a      	movs	r2, r3
 8002630:	00d2      	lsls	r2, r2, #3
 8002632:	18d2      	adds	r2, r2, r3
 8002634:	0003      	movs	r3, r0
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	181b      	adds	r3, r3, r0
 800263a:	00d8      	lsls	r0, r3, #3
 800263c:	181b      	adds	r3, r3, r0
 800263e:	18d3      	adds	r3, r2, r3
 8002640:	18cb      	adds	r3, r1, r3
 8002642:	3307      	adds	r3, #7
 8002644:	1c22      	adds	r2, r4, #0
 8002646:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[1]++;
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	2394      	movs	r3, #148	@ 0x94
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	56d3      	ldrsb	r3, [r2, r3]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	3301      	adds	r3, #1
 8002654:	b2db      	uxtb	r3, r3
 8002656:	b259      	sxtb	r1, r3
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	2394      	movs	r3, #148	@ 0x94
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	0018      	movs	r0, r3
 8002664:	f7ff f838 	bl	80016d8 <enq>
            maze->bfs_loc[1]--;
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	2394      	movs	r3, #148	@ 0x94
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	56d3      	ldrsb	r3, [r2, r3]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	3b01      	subs	r3, #1
 8002674:	b2db      	uxtb	r3, r3
 8002676:	b259      	sxtb	r1, r3
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	2394      	movs	r3, #148	@ 0x94
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	54d1      	strb	r1, [r2, r3]
        }
        if (maze->bfs_loc[0] < 15 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight &&
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	2328      	movs	r3, #40	@ 0x28
 8002684:	33ff      	adds	r3, #255	@ 0xff
 8002686:	56d3      	ldrsb	r3, [r2, r3]
 8002688:	2b0e      	cmp	r3, #14
 800268a:	dd00      	ble.n	800268e <to_prev_intersection+0xed4>
 800268c:	e0b4      	b.n	80027f8 <to_prev_intersection+0x103e>
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	2328      	movs	r3, #40	@ 0x28
 8002692:	33ff      	adds	r3, #255	@ 0xff
 8002694:	56d3      	ldrsb	r3, [r2, r3]
 8002696:	0018      	movs	r0, r3
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	2394      	movs	r3, #148	@ 0x94
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	56d3      	ldrsb	r3, [r2, r3]
 80026a0:	6879      	ldr	r1, [r7, #4]
 80026a2:	001a      	movs	r2, r3
 80026a4:	00d2      	lsls	r2, r2, #3
 80026a6:	18d2      	adds	r2, r2, r3
 80026a8:	0003      	movs	r3, r0
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	181b      	adds	r3, r3, r0
 80026ae:	00d8      	lsls	r0, r3, #3
 80026b0:	181b      	adds	r3, r3, r0
 80026b2:	18d3      	adds	r3, r2, r3
 80026b4:	18cb      	adds	r3, r1, r3
 80026b6:	3301      	adds	r3, #1
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d000      	beq.n	80026c0 <to_prev_intersection+0xf06>
 80026be:	e09b      	b.n	80027f8 <to_prev_intersection+0x103e>
            !maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited &&
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	2328      	movs	r3, #40	@ 0x28
 80026c4:	33ff      	adds	r3, #255	@ 0xff
 80026c6:	56d3      	ldrsb	r3, [r2, r3]
 80026c8:	1c59      	adds	r1, r3, #1
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	2394      	movs	r3, #148	@ 0x94
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	56d3      	ldrsb	r3, [r2, r3]
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	001a      	movs	r2, r3
 80026d6:	00d2      	lsls	r2, r2, #3
 80026d8:	18d2      	adds	r2, r2, r3
 80026da:	000b      	movs	r3, r1
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	185b      	adds	r3, r3, r1
 80026e0:	00d9      	lsls	r1, r3, #3
 80026e2:	185b      	adds	r3, r3, r1
 80026e4:	18d3      	adds	r3, r2, r3
 80026e6:	18c3      	adds	r3, r0, r3
 80026e8:	3305      	adds	r3, #5
 80026ea:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[0] < 15 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight &&
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d000      	beq.n	80026f2 <to_prev_intersection+0xf38>
 80026f0:	e082      	b.n	80027f8 <to_prev_intersection+0x103e>
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].visited)
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	2328      	movs	r3, #40	@ 0x28
 80026f6:	33ff      	adds	r3, #255	@ 0xff
 80026f8:	56d3      	ldrsb	r3, [r2, r3]
 80026fa:	1c59      	adds	r1, r3, #1
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	2394      	movs	r3, #148	@ 0x94
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	56d3      	ldrsb	r3, [r2, r3]
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	001a      	movs	r2, r3
 8002708:	00d2      	lsls	r2, r2, #3
 800270a:	18d2      	adds	r2, r2, r3
 800270c:	000b      	movs	r3, r1
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	185b      	adds	r3, r3, r1
 8002712:	00d9      	lsls	r1, r3, #3
 8002714:	185b      	adds	r3, r3, r1
 8002716:	18d3      	adds	r3, r2, r3
 8002718:	18c3      	adds	r3, r0, r3
 800271a:	3304      	adds	r3, #4
 800271c:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited &&
 800271e:	2b00      	cmp	r3, #0
 8002720:	d06a      	beq.n	80027f8 <to_prev_intersection+0x103e>
        {
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited = 1;
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	2328      	movs	r3, #40	@ 0x28
 8002726:	33ff      	adds	r3, #255	@ 0xff
 8002728:	56d3      	ldrsb	r3, [r2, r3]
 800272a:	1c59      	adds	r1, r3, #1
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	2394      	movs	r3, #148	@ 0x94
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	56d3      	ldrsb	r3, [r2, r3]
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	001a      	movs	r2, r3
 8002738:	00d2      	lsls	r2, r2, #3
 800273a:	18d2      	adds	r2, r2, r3
 800273c:	000b      	movs	r3, r1
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	185b      	adds	r3, r3, r1
 8002742:	00d9      	lsls	r1, r3, #3
 8002744:	185b      	adds	r3, r3, r1
 8002746:	18d3      	adds	r3, r2, r3
 8002748:	18c3      	adds	r3, r0, r3
 800274a:	3305      	adds	r3, #5
 800274c:	2201      	movs	r2, #1
 800274e:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	2328      	movs	r3, #40	@ 0x28
 8002754:	33ff      	adds	r3, #255	@ 0xff
 8002756:	56d3      	ldrsb	r3, [r2, r3]
 8002758:	1c59      	adds	r1, r3, #1
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	2394      	movs	r3, #148	@ 0x94
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	56d3      	ldrsb	r3, [r2, r3]
 8002762:	001c      	movs	r4, r3
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	2328      	movs	r3, #40	@ 0x28
 8002768:	33ff      	adds	r3, #255	@ 0xff
 800276a:	56d5      	ldrsb	r5, [r2, r3]
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	0022      	movs	r2, r4
 8002770:	00d2      	lsls	r2, r2, #3
 8002772:	1912      	adds	r2, r2, r4
 8002774:	000b      	movs	r3, r1
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	185b      	adds	r3, r3, r1
 800277a:	00d9      	lsls	r1, r3, #3
 800277c:	185b      	adds	r3, r3, r1
 800277e:	18d3      	adds	r3, r2, r3
 8002780:	18c3      	adds	r3, r0, r3
 8002782:	3306      	adds	r3, #6
 8002784:	1c2a      	adds	r2, r5, #0
 8002786:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	2328      	movs	r3, #40	@ 0x28
 800278c:	33ff      	adds	r3, #255	@ 0xff
 800278e:	56d3      	ldrsb	r3, [r2, r3]
 8002790:	1c59      	adds	r1, r3, #1
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	2394      	movs	r3, #148	@ 0x94
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	56d3      	ldrsb	r3, [r2, r3]
 800279a:	001c      	movs	r4, r3
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	2394      	movs	r3, #148	@ 0x94
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	56d5      	ldrsb	r5, [r2, r3]
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	0022      	movs	r2, r4
 80027a8:	00d2      	lsls	r2, r2, #3
 80027aa:	1912      	adds	r2, r2, r4
 80027ac:	000b      	movs	r3, r1
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	185b      	adds	r3, r3, r1
 80027b2:	00d9      	lsls	r1, r3, #3
 80027b4:	185b      	adds	r3, r3, r1
 80027b6:	18d3      	adds	r3, r2, r3
 80027b8:	18c3      	adds	r3, r0, r3
 80027ba:	3307      	adds	r3, #7
 80027bc:	1c2a      	adds	r2, r5, #0
 80027be:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[0]++;
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	2328      	movs	r3, #40	@ 0x28
 80027c4:	33ff      	adds	r3, #255	@ 0xff
 80027c6:	56d3      	ldrsb	r3, [r2, r3]
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	3301      	adds	r3, #1
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	b259      	sxtb	r1, r3
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	2328      	movs	r3, #40	@ 0x28
 80027d4:	33ff      	adds	r3, #255	@ 0xff
 80027d6:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	0018      	movs	r0, r3
 80027dc:	f7fe ff7c 	bl	80016d8 <enq>
            maze->bfs_loc[0]--;
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	2328      	movs	r3, #40	@ 0x28
 80027e4:	33ff      	adds	r3, #255	@ 0xff
 80027e6:	56d3      	ldrsb	r3, [r2, r3]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	3b01      	subs	r3, #1
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	b259      	sxtb	r1, r3
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	2328      	movs	r3, #40	@ 0x28
 80027f4:	33ff      	adds	r3, #255	@ 0xff
 80027f6:	54d1      	strb	r1, [r2, r3]
        }
        if (maze->bfs_loc[1] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack &&
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	2394      	movs	r3, #148	@ 0x94
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	56d3      	ldrsb	r3, [r2, r3]
 8002800:	2b00      	cmp	r3, #0
 8002802:	dc00      	bgt.n	8002806 <to_prev_intersection+0x104c>
 8002804:	e0b7      	b.n	8002976 <to_prev_intersection+0x11bc>
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	2328      	movs	r3, #40	@ 0x28
 800280a:	33ff      	adds	r3, #255	@ 0xff
 800280c:	56d3      	ldrsb	r3, [r2, r3]
 800280e:	0018      	movs	r0, r3
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	2394      	movs	r3, #148	@ 0x94
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	56d3      	ldrsb	r3, [r2, r3]
 8002818:	6879      	ldr	r1, [r7, #4]
 800281a:	001a      	movs	r2, r3
 800281c:	00d2      	lsls	r2, r2, #3
 800281e:	18d2      	adds	r2, r2, r3
 8002820:	0003      	movs	r3, r0
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	181b      	adds	r3, r3, r0
 8002826:	00d8      	lsls	r0, r3, #3
 8002828:	181b      	adds	r3, r3, r0
 800282a:	18d3      	adds	r3, r2, r3
 800282c:	18cb      	adds	r3, r1, r3
 800282e:	3303      	adds	r3, #3
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d000      	beq.n	8002838 <to_prev_intersection+0x107e>
 8002836:	e09e      	b.n	8002976 <to_prev_intersection+0x11bc>
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited &&
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	2328      	movs	r3, #40	@ 0x28
 800283c:	33ff      	adds	r3, #255	@ 0xff
 800283e:	56d3      	ldrsb	r3, [r2, r3]
 8002840:	0018      	movs	r0, r3
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	2394      	movs	r3, #148	@ 0x94
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	56d3      	ldrsb	r3, [r2, r3]
 800284a:	3b01      	subs	r3, #1
 800284c:	6879      	ldr	r1, [r7, #4]
 800284e:	001a      	movs	r2, r3
 8002850:	00d2      	lsls	r2, r2, #3
 8002852:	18d2      	adds	r2, r2, r3
 8002854:	0003      	movs	r3, r0
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	181b      	adds	r3, r3, r0
 800285a:	00d8      	lsls	r0, r3, #3
 800285c:	181b      	adds	r3, r3, r0
 800285e:	18d3      	adds	r3, r2, r3
 8002860:	18cb      	adds	r3, r1, r3
 8002862:	3305      	adds	r3, #5
 8002864:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[1] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack &&
 8002866:	2b00      	cmp	r3, #0
 8002868:	d000      	beq.n	800286c <to_prev_intersection+0x10b2>
 800286a:	e084      	b.n	8002976 <to_prev_intersection+0x11bc>
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].visited)
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	2328      	movs	r3, #40	@ 0x28
 8002870:	33ff      	adds	r3, #255	@ 0xff
 8002872:	56d3      	ldrsb	r3, [r2, r3]
 8002874:	0018      	movs	r0, r3
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	2394      	movs	r3, #148	@ 0x94
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	56d3      	ldrsb	r3, [r2, r3]
 800287e:	3b01      	subs	r3, #1
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	001a      	movs	r2, r3
 8002884:	00d2      	lsls	r2, r2, #3
 8002886:	18d2      	adds	r2, r2, r3
 8002888:	0003      	movs	r3, r0
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	181b      	adds	r3, r3, r0
 800288e:	00d8      	lsls	r0, r3, #3
 8002890:	181b      	adds	r3, r3, r0
 8002892:	18d3      	adds	r3, r2, r3
 8002894:	18cb      	adds	r3, r1, r3
 8002896:	3304      	adds	r3, #4
 8002898:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited &&
 800289a:	2b00      	cmp	r3, #0
 800289c:	d06b      	beq.n	8002976 <to_prev_intersection+0x11bc>
        {
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited = 1;
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	2328      	movs	r3, #40	@ 0x28
 80028a2:	33ff      	adds	r3, #255	@ 0xff
 80028a4:	56d3      	ldrsb	r3, [r2, r3]
 80028a6:	0018      	movs	r0, r3
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	2394      	movs	r3, #148	@ 0x94
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	56d3      	ldrsb	r3, [r2, r3]
 80028b0:	3b01      	subs	r3, #1
 80028b2:	6879      	ldr	r1, [r7, #4]
 80028b4:	001a      	movs	r2, r3
 80028b6:	00d2      	lsls	r2, r2, #3
 80028b8:	18d2      	adds	r2, r2, r3
 80028ba:	0003      	movs	r3, r0
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	181b      	adds	r3, r3, r0
 80028c0:	00d8      	lsls	r0, r3, #3
 80028c2:	181b      	adds	r3, r3, r0
 80028c4:	18d3      	adds	r3, r2, r3
 80028c6:	18cb      	adds	r3, r1, r3
 80028c8:	3305      	adds	r3, #5
 80028ca:	2201      	movs	r2, #1
 80028cc:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[0] = maze->bfs_loc[0];
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	2328      	movs	r3, #40	@ 0x28
 80028d2:	33ff      	adds	r3, #255	@ 0xff
 80028d4:	56d3      	ldrsb	r3, [r2, r3]
 80028d6:	0018      	movs	r0, r3
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	2394      	movs	r3, #148	@ 0x94
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	56d3      	ldrsb	r3, [r2, r3]
 80028e0:	3b01      	subs	r3, #1
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	2228      	movs	r2, #40	@ 0x28
 80028e6:	32ff      	adds	r2, #255	@ 0xff
 80028e8:	568c      	ldrsb	r4, [r1, r2]
 80028ea:	6879      	ldr	r1, [r7, #4]
 80028ec:	001a      	movs	r2, r3
 80028ee:	00d2      	lsls	r2, r2, #3
 80028f0:	18d2      	adds	r2, r2, r3
 80028f2:	0003      	movs	r3, r0
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	181b      	adds	r3, r3, r0
 80028f8:	00d8      	lsls	r0, r3, #3
 80028fa:	181b      	adds	r3, r3, r0
 80028fc:	18d3      	adds	r3, r2, r3
 80028fe:	18cb      	adds	r3, r1, r3
 8002900:	3306      	adds	r3, #6
 8002902:	1c22      	adds	r2, r4, #0
 8002904:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[1] = maze->bfs_loc[1];
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	2328      	movs	r3, #40	@ 0x28
 800290a:	33ff      	adds	r3, #255	@ 0xff
 800290c:	56d3      	ldrsb	r3, [r2, r3]
 800290e:	0018      	movs	r0, r3
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	2394      	movs	r3, #148	@ 0x94
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	56d3      	ldrsb	r3, [r2, r3]
 8002918:	3b01      	subs	r3, #1
 800291a:	6879      	ldr	r1, [r7, #4]
 800291c:	2294      	movs	r2, #148	@ 0x94
 800291e:	0052      	lsls	r2, r2, #1
 8002920:	568c      	ldrsb	r4, [r1, r2]
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	001a      	movs	r2, r3
 8002926:	00d2      	lsls	r2, r2, #3
 8002928:	18d2      	adds	r2, r2, r3
 800292a:	0003      	movs	r3, r0
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	181b      	adds	r3, r3, r0
 8002930:	00d8      	lsls	r0, r3, #3
 8002932:	181b      	adds	r3, r3, r0
 8002934:	18d3      	adds	r3, r2, r3
 8002936:	18cb      	adds	r3, r1, r3
 8002938:	3307      	adds	r3, #7
 800293a:	1c22      	adds	r2, r4, #0
 800293c:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[1]--;
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	2394      	movs	r3, #148	@ 0x94
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	56d3      	ldrsb	r3, [r2, r3]
 8002946:	b2db      	uxtb	r3, r3
 8002948:	3b01      	subs	r3, #1
 800294a:	b2db      	uxtb	r3, r3
 800294c:	b259      	sxtb	r1, r3
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	2394      	movs	r3, #148	@ 0x94
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	0018      	movs	r0, r3
 800295a:	f7fe febd 	bl	80016d8 <enq>
            maze->bfs_loc[1]++;
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	2394      	movs	r3, #148	@ 0x94
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	56d3      	ldrsb	r3, [r2, r3]
 8002966:	b2db      	uxtb	r3, r3
 8002968:	3301      	adds	r3, #1
 800296a:	b2db      	uxtb	r3, r3
 800296c:	b259      	sxtb	r1, r3
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	2394      	movs	r3, #148	@ 0x94
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	54d1      	strb	r1, [r2, r3]
    while (maze->q_r - maze->q_f + 1 > 0)
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	2326      	movs	r3, #38	@ 0x26
 800297a:	33ff      	adds	r3, #255	@ 0xff
 800297c:	56d3      	ldrsb	r3, [r2, r3]
 800297e:	0019      	movs	r1, r3
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	2393      	movs	r3, #147	@ 0x93
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	56d3      	ldrsb	r3, [r2, r3]
 8002988:	1acb      	subs	r3, r1, r3
 800298a:	d401      	bmi.n	8002990 <to_prev_intersection+0x11d6>
 800298c:	f7ff f811 	bl	80019b2 <to_prev_intersection+0x1f8>
 8002990:	e002      	b.n	8002998 <to_prev_intersection+0x11de>
        return;
 8002992:	46c0      	nop			@ (mov r8, r8)
 8002994:	e000      	b.n	8002998 <to_prev_intersection+0x11de>
            return;
 8002996:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8002998:	46bd      	mov	sp, r7
 800299a:	b013      	add	sp, #76	@ 0x4c
 800299c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800299e <DFS_explore>:

void DFS_explore(struct Maze* maze, struct Maze* sim_maze){
 800299e:	b590      	push	{r4, r7, lr}
 80029a0:	b083      	sub	sp, #12
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
 80029a6:	6039      	str	r1, [r7, #0]
	while (!maze->exploration_done)
 80029a8:	e1c1      	b.n	8002d2e <DFS_explore+0x390>
	    {
	        if (!maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2251      	movs	r2, #81	@ 0x51
 80029ae:	569b      	ldrsb	r3, [r3, r2]
 80029b0:	0018      	movs	r0, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2252      	movs	r2, #82	@ 0x52
 80029b6:	569b      	ldrsb	r3, [r3, r2]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	001a      	movs	r2, r3
 80029bc:	00d2      	lsls	r2, r2, #3
 80029be:	18d2      	adds	r2, r2, r3
 80029c0:	0003      	movs	r3, r0
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	181b      	adds	r3, r3, r0
 80029c6:	00d8      	lsls	r0, r3, #3
 80029c8:	181b      	adds	r3, r3, r0
 80029ca:	18d3      	adds	r3, r2, r3
 80029cc:	18cb      	adds	r3, r1, r3
 80029ce:	3304      	adds	r3, #4
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d114      	bne.n	8002a00 <DFS_explore+0x62>
	        {
	            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited = 1;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2251      	movs	r2, #81	@ 0x51
 80029da:	569b      	ldrsb	r3, [r3, r2]
 80029dc:	0018      	movs	r0, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2252      	movs	r2, #82	@ 0x52
 80029e2:	569b      	ldrsb	r3, [r3, r2]
 80029e4:	6879      	ldr	r1, [r7, #4]
 80029e6:	001a      	movs	r2, r3
 80029e8:	00d2      	lsls	r2, r2, #3
 80029ea:	18d2      	adds	r2, r2, r3
 80029ec:	0003      	movs	r3, r0
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	181b      	adds	r3, r3, r0
 80029f2:	00d8      	lsls	r0, r3, #3
 80029f4:	181b      	adds	r3, r3, r0
 80029f6:	18d3      	adds	r3, r2, r3
 80029f8:	18cb      	adds	r3, r1, r3
 80029fa:	3304      	adds	r3, #4
 80029fc:	2201      	movs	r2, #1
 80029fe:	701a      	strb	r2, [r3, #0]
	        }
	        update_adjacents(maze);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	0018      	movs	r0, r3
 8002a04:	f7fe fc89 	bl	800131a <update_adjacents>
	        update_walls(maze,sim_maze);
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	0011      	movs	r1, r2
 8002a0e:	0018      	movs	r0, r3
 8002a10:	f7fe f901 	bl	8000c16 <update_walls>

	        //  Move ahead if no other route:
	        if (SIM_wall_front(sim_maze)==0 && SIM_wall_left(sim_maze) && SIM_wall_right(sim_maze)==1)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	0018      	movs	r0, r3
 8002a18:	f7fe f807 	bl	8000a2a <SIM_wall_front>
 8002a1c:	1e03      	subs	r3, r0, #0
 8002a1e:	d113      	bne.n	8002a48 <DFS_explore+0xaa>
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	0018      	movs	r0, r3
 8002a24:	f7fd ff0b 	bl	800083e <SIM_wall_left>
 8002a28:	1e03      	subs	r3, r0, #0
 8002a2a:	d00d      	beq.n	8002a48 <DFS_explore+0xaa>
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	0018      	movs	r0, r3
 8002a30:	f7fd ff80 	bl	8000934 <SIM_wall_right>
 8002a34:	0003      	movs	r3, r0
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d106      	bne.n	8002a48 <DFS_explore+0xaa>
	        {
	            move_forward(maze,sim_maze);
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	0011      	movs	r1, r2
 8002a40:	0018      	movs	r0, r3
 8002a42:	f7fe fd89 	bl	8001558 <move_forward>
 8002a46:	e172      	b.n	8002d2e <DFS_explore+0x390>
	        }
	        else if (SIM_wall_left(sim_maze)==1 && SIM_wall_front(sim_maze)==1 && SIM_wall_right(sim_maze)==0)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f7fd fef7 	bl	800083e <SIM_wall_left>
 8002a50:	0003      	movs	r3, r0
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d119      	bne.n	8002a8a <DFS_explore+0xec>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f7fd ffe6 	bl	8000a2a <SIM_wall_front>
 8002a5e:	0003      	movs	r3, r0
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d112      	bne.n	8002a8a <DFS_explore+0xec>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	0018      	movs	r0, r3
 8002a68:	f7fd ff64 	bl	8000934 <SIM_wall_right>
 8002a6c:	1e03      	subs	r3, r0, #0
 8002a6e:	d10c      	bne.n	8002a8a <DFS_explore+0xec>
	        {
	            turn_right(maze,sim_maze);
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	0011      	movs	r1, r2
 8002a76:	0018      	movs	r0, r3
 8002a78:	f7fe fdf6 	bl	8001668 <turn_right>
	            move_forward(maze,sim_maze);
 8002a7c:	683a      	ldr	r2, [r7, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	0011      	movs	r1, r2
 8002a82:	0018      	movs	r0, r3
 8002a84:	f7fe fd68 	bl	8001558 <move_forward>
 8002a88:	e151      	b.n	8002d2e <DFS_explore+0x390>
	        }
	        else if (SIM_wall_left(sim_maze)==0 && SIM_wall_front(sim_maze)==1 && SIM_wall_right(sim_maze)==1)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f7fd fed6 	bl	800083e <SIM_wall_left>
 8002a92:	1e03      	subs	r3, r0, #0
 8002a94:	d11a      	bne.n	8002acc <DFS_explore+0x12e>
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f7fd ffc6 	bl	8000a2a <SIM_wall_front>
 8002a9e:	0003      	movs	r3, r0
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d113      	bne.n	8002acc <DFS_explore+0x12e>
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	f7fd ff44 	bl	8000934 <SIM_wall_right>
 8002aac:	0003      	movs	r3, r0
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d10c      	bne.n	8002acc <DFS_explore+0x12e>
	        {
	            turn_left(maze,sim_maze);
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	0011      	movs	r1, r2
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f7fe fd9d 	bl	80015f8 <turn_left>
	            move_forward(maze,sim_maze);
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	0011      	movs	r1, r2
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f7fe fd47 	bl	8001558 <move_forward>
 8002aca:	e130      	b.n	8002d2e <DFS_explore+0x390>
	        }
	        //  Dead End
	        else if (SIM_wall_front(sim_maze)==1 && SIM_wall_left(sim_maze)==1 && SIM_wall_right(sim_maze)==1)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f7fd ffab 	bl	8000a2a <SIM_wall_front>
 8002ad4:	0003      	movs	r3, r0
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d114      	bne.n	8002b04 <DFS_explore+0x166>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	0018      	movs	r0, r3
 8002ade:	f7fd feae 	bl	800083e <SIM_wall_left>
 8002ae2:	0003      	movs	r3, r0
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d10d      	bne.n	8002b04 <DFS_explore+0x166>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	0018      	movs	r0, r3
 8002aec:	f7fd ff22 	bl	8000934 <SIM_wall_right>
 8002af0:	0003      	movs	r3, r0
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d106      	bne.n	8002b04 <DFS_explore+0x166>
	        {
	            // Go back to previous intersection
	            to_prev_intersection(maze,sim_maze);
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	0011      	movs	r1, r2
 8002afc:	0018      	movs	r0, r3
 8002afe:	f7fe fe5c 	bl	80017ba <to_prev_intersection>
 8002b02:	e114      	b.n	8002d2e <DFS_explore+0x390>
	        }
	        //  Intersection found
	        else
	        {
	            if (maze->ISLen > 0 && // Add bounds check
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	22c0      	movs	r2, #192	@ 0xc0
 8002b08:	569b      	ldrsb	r3, [r3, r2]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	dd58      	ble.n	8002bc0 <DFS_explore+0x222>
	                (!(maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	22c0      	movs	r2, #192	@ 0xc0
 8002b12:	569b      	ldrsb	r3, [r3, r2]
 8002b14:	3b01      	subs	r3, #1
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	332c      	adds	r3, #44	@ 0x2c
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	18d3      	adds	r3, r2, r3
 8002b1e:	3304      	adds	r3, #4
 8002b20:	2200      	movs	r2, #0
 8002b22:	569a      	ldrsb	r2, [r3, r2]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2151      	movs	r1, #81	@ 0x51
 8002b28:	565b      	ldrsb	r3, [r3, r1]
	            if (maze->ISLen > 0 && // Add bounds check
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d10f      	bne.n	8002b4e <DFS_explore+0x1b0>
	                   maze->intersection_stack[maze->ISLen - 1][1] == maze->curr_cell[1])) &&
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	22c0      	movs	r2, #192	@ 0xc0
 8002b32:	569b      	ldrsb	r3, [r3, r2]
 8002b34:	3b01      	subs	r3, #1
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	215d      	movs	r1, #93	@ 0x5d
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	18d3      	adds	r3, r2, r3
 8002b3e:	185b      	adds	r3, r3, r1
 8002b40:	2200      	movs	r2, #0
 8002b42:	569a      	ldrsb	r2, [r3, r2]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2152      	movs	r1, #82	@ 0x52
 8002b48:	565b      	ldrsb	r3, [r3, r1]
	                (!(maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d038      	beq.n	8002bc0 <DFS_explore+0x222>
	                (!(maze->curr_cell[0] == maze->prev_removed[0] && maze->curr_cell[1] == maze->prev_removed[1])))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2251      	movs	r2, #81	@ 0x51
 8002b52:	569a      	ldrsb	r2, [r3, r2]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	232c      	movs	r3, #44	@ 0x2c
 8002b58:	33ff      	adds	r3, #255	@ 0xff
 8002b5a:	56cb      	ldrsb	r3, [r1, r3]
	                   maze->intersection_stack[maze->ISLen - 1][1] == maze->curr_cell[1])) &&
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d108      	bne.n	8002b72 <DFS_explore+0x1d4>
	                (!(maze->curr_cell[0] == maze->prev_removed[0] && maze->curr_cell[1] == maze->prev_removed[1])))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2252      	movs	r2, #82	@ 0x52
 8002b64:	569a      	ldrsb	r2, [r3, r2]
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	2396      	movs	r3, #150	@ 0x96
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	56cb      	ldrsb	r3, [r1, r3]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d026      	beq.n	8002bc0 <DFS_explore+0x222>
	            {
	                maze->intersection_stack[maze->ISLen][0] = maze->curr_cell[0];
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	22c0      	movs	r2, #192	@ 0xc0
 8002b76:	569b      	ldrsb	r3, [r3, r2]
 8002b78:	0018      	movs	r0, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2251      	movs	r2, #81	@ 0x51
 8002b7e:	5699      	ldrsb	r1, [r3, r2]
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	0003      	movs	r3, r0
 8002b84:	332c      	adds	r3, #44	@ 0x2c
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	18d3      	adds	r3, r2, r3
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	1c0a      	adds	r2, r1, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
	                maze->intersection_stack[maze->ISLen][1] = maze->curr_cell[1];
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	22c0      	movs	r2, #192	@ 0xc0
 8002b94:	569b      	ldrsb	r3, [r3, r2]
 8002b96:	001c      	movs	r4, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2252      	movs	r2, #82	@ 0x52
 8002b9c:	5698      	ldrsb	r0, [r3, r2]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	215d      	movs	r1, #93	@ 0x5d
 8002ba2:	0063      	lsls	r3, r4, #1
 8002ba4:	18d3      	adds	r3, r2, r3
 8002ba6:	185b      	adds	r3, r3, r1
 8002ba8:	1c02      	adds	r2, r0, #0
 8002baa:	701a      	strb	r2, [r3, #0]
	                maze->ISLen++;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	22c0      	movs	r2, #192	@ 0xc0
 8002bb0:	569b      	ldrsb	r3, [r3, r2]
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	b259      	sxtb	r1, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	22c0      	movs	r2, #192	@ 0xc0
 8002bbe:	5499      	strb	r1, [r3, r2]
	            }

	            if (SIM_wall_left(sim_maze)==0 && maze->left_cell[0] >= 0 && maze->left_cell[0] < maze_x_len &&
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	f7fd fe3b 	bl	800083e <SIM_wall_left>
 8002bc8:	1e03      	subs	r3, r0, #0
 8002bca:	d136      	bne.n	8002c3a <DFS_explore+0x29c>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2257      	movs	r2, #87	@ 0x57
 8002bd0:	569b      	ldrsb	r3, [r3, r2]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	db31      	blt.n	8002c3a <DFS_explore+0x29c>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2257      	movs	r2, #87	@ 0x57
 8002bda:	569b      	ldrsb	r3, [r3, r2]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	dc2c      	bgt.n	8002c3a <DFS_explore+0x29c>
	                maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_x_len &&
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2258      	movs	r2, #88	@ 0x58
 8002be4:	569b      	ldrsb	r3, [r3, r2]
	            if (SIM_wall_left(sim_maze)==0 && maze->left_cell[0] >= 0 && maze->left_cell[0] < maze_x_len &&
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	db27      	blt.n	8002c3a <DFS_explore+0x29c>
	                maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_x_len &&
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2258      	movs	r2, #88	@ 0x58
 8002bee:	569b      	ldrsb	r3, [r3, r2]
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	dc22      	bgt.n	8002c3a <DFS_explore+0x29c>
	                maze->cells[maze->left_cell[0]][maze->left_cell[1]].visited==0)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2257      	movs	r2, #87	@ 0x57
 8002bf8:	569b      	ldrsb	r3, [r3, r2]
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2258      	movs	r2, #88	@ 0x58
 8002c00:	569b      	ldrsb	r3, [r3, r2]
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	001a      	movs	r2, r3
 8002c06:	00d2      	lsls	r2, r2, #3
 8002c08:	18d2      	adds	r2, r2, r3
 8002c0a:	0003      	movs	r3, r0
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	181b      	adds	r3, r3, r0
 8002c10:	00d8      	lsls	r0, r3, #3
 8002c12:	181b      	adds	r3, r3, r0
 8002c14:	18d3      	adds	r3, r2, r3
 8002c16:	18cb      	adds	r3, r1, r3
 8002c18:	3304      	adds	r3, #4
 8002c1a:	781b      	ldrb	r3, [r3, #0]
	                maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_x_len &&
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10c      	bne.n	8002c3a <DFS_explore+0x29c>
	            {
	                turn_left(maze,sim_maze);
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	0011      	movs	r1, r2
 8002c26:	0018      	movs	r0, r3
 8002c28:	f7fe fce6 	bl	80015f8 <turn_left>
	                move_forward(maze,sim_maze);
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	0011      	movs	r1, r2
 8002c32:	0018      	movs	r0, r3
 8002c34:	f7fe fc90 	bl	8001558 <move_forward>
	                continue;
 8002c38:	e079      	b.n	8002d2e <DFS_explore+0x390>
	            }
	            else if (SIM_wall_front(sim_maze)==0 && maze->front_cell[0] >= 0 && maze->front_cell[0] < maze_y_len &&
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f7fd fef4 	bl	8000a2a <SIM_wall_front>
 8002c42:	1e03      	subs	r3, r0, #0
 8002c44:	d130      	bne.n	8002ca8 <DFS_explore+0x30a>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2255      	movs	r2, #85	@ 0x55
 8002c4a:	569b      	ldrsb	r3, [r3, r2]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	db2b      	blt.n	8002ca8 <DFS_explore+0x30a>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2255      	movs	r2, #85	@ 0x55
 8002c54:	569b      	ldrsb	r3, [r3, r2]
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	dc26      	bgt.n	8002ca8 <DFS_explore+0x30a>
	                     maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2256      	movs	r2, #86	@ 0x56
 8002c5e:	569b      	ldrsb	r3, [r3, r2]
	            else if (SIM_wall_front(sim_maze)==0 && maze->front_cell[0] >= 0 && maze->front_cell[0] < maze_y_len &&
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	db21      	blt.n	8002ca8 <DFS_explore+0x30a>
	                     maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2256      	movs	r2, #86	@ 0x56
 8002c68:	569b      	ldrsb	r3, [r3, r2]
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	dc1c      	bgt.n	8002ca8 <DFS_explore+0x30a>
	                     maze->cells[maze->front_cell[0]][maze->front_cell[1]].visited==0)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2255      	movs	r2, #85	@ 0x55
 8002c72:	569b      	ldrsb	r3, [r3, r2]
 8002c74:	0018      	movs	r0, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2256      	movs	r2, #86	@ 0x56
 8002c7a:	569b      	ldrsb	r3, [r3, r2]
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	001a      	movs	r2, r3
 8002c80:	00d2      	lsls	r2, r2, #3
 8002c82:	18d2      	adds	r2, r2, r3
 8002c84:	0003      	movs	r3, r0
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	181b      	adds	r3, r3, r0
 8002c8a:	00d8      	lsls	r0, r3, #3
 8002c8c:	181b      	adds	r3, r3, r0
 8002c8e:	18d3      	adds	r3, r2, r3
 8002c90:	18cb      	adds	r3, r1, r3
 8002c92:	3304      	adds	r3, #4
 8002c94:	781b      	ldrb	r3, [r3, #0]
	                     maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d106      	bne.n	8002ca8 <DFS_explore+0x30a>
	            {
	                move_forward(maze,sim_maze);
 8002c9a:	683a      	ldr	r2, [r7, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	0011      	movs	r1, r2
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f7fe fc59 	bl	8001558 <move_forward>
	                continue;
 8002ca6:	e042      	b.n	8002d2e <DFS_explore+0x390>
	            }
	            else if (SIM_wall_right(sim_maze)==0 && maze->right_cell[0] >= 0 && maze->right_cell[0] < maze_x_len &&
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	0018      	movs	r0, r3
 8002cac:	f7fd fe42 	bl	8000934 <SIM_wall_right>
 8002cb0:	1e03      	subs	r3, r0, #0
 8002cb2:	d136      	bne.n	8002d22 <DFS_explore+0x384>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2259      	movs	r2, #89	@ 0x59
 8002cb8:	569b      	ldrsb	r3, [r3, r2]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	db31      	blt.n	8002d22 <DFS_explore+0x384>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2259      	movs	r2, #89	@ 0x59
 8002cc2:	569b      	ldrsb	r3, [r3, r2]
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	dc2c      	bgt.n	8002d22 <DFS_explore+0x384>
	                     maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_x_len &&
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	225a      	movs	r2, #90	@ 0x5a
 8002ccc:	569b      	ldrsb	r3, [r3, r2]
	            else if (SIM_wall_right(sim_maze)==0 && maze->right_cell[0] >= 0 && maze->right_cell[0] < maze_x_len &&
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	db27      	blt.n	8002d22 <DFS_explore+0x384>
	                     maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_x_len &&
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	225a      	movs	r2, #90	@ 0x5a
 8002cd6:	569b      	ldrsb	r3, [r3, r2]
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	dc22      	bgt.n	8002d22 <DFS_explore+0x384>
	                     maze->cells[maze->right_cell[0]][maze->right_cell[1]].visited==0)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2259      	movs	r2, #89	@ 0x59
 8002ce0:	569b      	ldrsb	r3, [r3, r2]
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	225a      	movs	r2, #90	@ 0x5a
 8002ce8:	569b      	ldrsb	r3, [r3, r2]
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	001a      	movs	r2, r3
 8002cee:	00d2      	lsls	r2, r2, #3
 8002cf0:	18d2      	adds	r2, r2, r3
 8002cf2:	0003      	movs	r3, r0
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	181b      	adds	r3, r3, r0
 8002cf8:	00d8      	lsls	r0, r3, #3
 8002cfa:	181b      	adds	r3, r3, r0
 8002cfc:	18d3      	adds	r3, r2, r3
 8002cfe:	18cb      	adds	r3, r1, r3
 8002d00:	3304      	adds	r3, #4
 8002d02:	781b      	ldrb	r3, [r3, #0]
	                     maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_x_len &&
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10c      	bne.n	8002d22 <DFS_explore+0x384>
	            {
	                turn_right(maze,sim_maze);
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	0011      	movs	r1, r2
 8002d0e:	0018      	movs	r0, r3
 8002d10:	f7fe fcaa 	bl	8001668 <turn_right>
	                move_forward(maze,sim_maze);
 8002d14:	683a      	ldr	r2, [r7, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	0011      	movs	r1, r2
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	f7fe fc1c 	bl	8001558 <move_forward>
	                continue;
 8002d20:	e005      	b.n	8002d2e <DFS_explore+0x390>
	            }
	            else
	            {
	                // Go back to previous intersection
	                to_prev_intersection(maze,sim_maze);
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	0011      	movs	r1, r2
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f7fe fd46 	bl	80017ba <to_prev_intersection>
	while (!maze->exploration_done)
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	232e      	movs	r3, #46	@ 0x2e
 8002d32:	33ff      	adds	r3, #255	@ 0xff
 8002d34:	56d3      	ldrsb	r3, [r2, r3]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d100      	bne.n	8002d3c <DFS_explore+0x39e>
 8002d3a:	e636      	b.n	80029aa <DFS_explore+0xc>
	            }
	        }
	    }
}
 8002d3c:	46c0      	nop			@ (mov r8, r8)
 8002d3e:	46c0      	nop			@ (mov r8, r8)
 8002d40:	46bd      	mov	sp, r7
 8002d42:	b003      	add	sp, #12
 8002d44:	bd90      	pop	{r4, r7, pc}
	...

08002d48 <flood_fill>:

void flood_fill(struct Maze* maze, struct Maze* sim_maze){
 8002d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d4a:	b087      	sub	sp, #28
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
	   // prepare BFS: clear previous bfs flags/parents and reset queue
	    for (int8_t i = 0; i < 16; i++)
 8002d52:	2317      	movs	r3, #23
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	2200      	movs	r2, #0
 8002d58:	701a      	strb	r2, [r3, #0]
 8002d5a:	e031      	b.n	8002dc0 <flood_fill+0x78>
	        for (int8_t j = 0; j < 16; j++)
 8002d5c:	2316      	movs	r3, #22
 8002d5e:	18fb      	adds	r3, r7, r3
 8002d60:	2200      	movs	r2, #0
 8002d62:	701a      	strb	r2, [r3, #0]
 8002d64:	e01d      	b.n	8002da2 <flood_fill+0x5a>
	        {
	            maze->cells[i][j].bfs_visited = 0;
 8002d66:	2317      	movs	r3, #23
 8002d68:	18fb      	adds	r3, r7, r3
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	5659      	ldrsb	r1, [r3, r1]
 8002d6e:	2416      	movs	r4, #22
 8002d70:	193b      	adds	r3, r7, r4
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	b25b      	sxtb	r3, r3
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	001a      	movs	r2, r3
 8002d7a:	00d2      	lsls	r2, r2, #3
 8002d7c:	18d2      	adds	r2, r2, r3
 8002d7e:	000b      	movs	r3, r1
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	185b      	adds	r3, r3, r1
 8002d84:	00d9      	lsls	r1, r3, #3
 8002d86:	185b      	adds	r3, r3, r1
 8002d88:	18d3      	adds	r3, r2, r3
 8002d8a:	18c3      	adds	r3, r0, r3
 8002d8c:	3305      	adds	r3, #5
 8002d8e:	2200      	movs	r2, #0
 8002d90:	701a      	strb	r2, [r3, #0]
	        for (int8_t j = 0; j < 16; j++)
 8002d92:	193b      	adds	r3, r7, r4
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	b25b      	sxtb	r3, r3
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	193b      	adds	r3, r7, r4
 8002da0:	701a      	strb	r2, [r3, #0]
 8002da2:	2316      	movs	r3, #22
 8002da4:	18fb      	adds	r3, r7, r3
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	b25b      	sxtb	r3, r3
 8002daa:	2b0f      	cmp	r3, #15
 8002dac:	dddb      	ble.n	8002d66 <flood_fill+0x1e>
	    for (int8_t i = 0; i < 16; i++)
 8002dae:	2117      	movs	r1, #23
 8002db0:	187b      	adds	r3, r7, r1
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	b25b      	sxtb	r3, r3
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	3301      	adds	r3, #1
 8002dba:	b2da      	uxtb	r2, r3
 8002dbc:	187b      	adds	r3, r7, r1
 8002dbe:	701a      	strb	r2, [r3, #0]
 8002dc0:	2317      	movs	r3, #23
 8002dc2:	18fb      	adds	r3, r7, r3
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	b25b      	sxtb	r3, r3
 8002dc8:	2b0f      	cmp	r3, #15
 8002dca:	ddc7      	ble.n	8002d5c <flood_fill+0x14>
	        }

	    maze->q_f = -1;
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	2393      	movs	r3, #147	@ 0x93
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	21ff      	movs	r1, #255	@ 0xff
 8002dd4:	54d1      	strb	r1, [r2, r3]
	    maze->q_r = -1;
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	2326      	movs	r3, #38	@ 0x26
 8002dda:	33ff      	adds	r3, #255	@ 0xff
 8002ddc:	21ff      	movs	r1, #255	@ 0xff
 8002dde:	54d1      	strb	r1, [r2, r3]

	    maze->bfs_loc[0] = maze->dest[0];
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	2397      	movs	r3, #151	@ 0x97
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	56d1      	ldrsb	r1, [r2, r3]
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	2328      	movs	r3, #40	@ 0x28
 8002dec:	33ff      	adds	r3, #255	@ 0xff
 8002dee:	54d1      	strb	r1, [r2, r3]
	    maze->bfs_loc[1] = maze->dest[1];
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	2330      	movs	r3, #48	@ 0x30
 8002df4:	33ff      	adds	r3, #255	@ 0xff
 8002df6:	56d1      	ldrsb	r1, [r2, r3]
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	2394      	movs	r3, #148	@ 0x94
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	54d1      	strb	r1, [r2, r3]

	    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_visited = 1;
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	2328      	movs	r3, #40	@ 0x28
 8002e04:	33ff      	adds	r3, #255	@ 0xff
 8002e06:	56d3      	ldrsb	r3, [r2, r3]
 8002e08:	0018      	movs	r0, r3
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	2394      	movs	r3, #148	@ 0x94
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	56d3      	ldrsb	r3, [r2, r3]
 8002e12:	6879      	ldr	r1, [r7, #4]
 8002e14:	001a      	movs	r2, r3
 8002e16:	00d2      	lsls	r2, r2, #3
 8002e18:	18d2      	adds	r2, r2, r3
 8002e1a:	0003      	movs	r3, r0
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	181b      	adds	r3, r3, r0
 8002e20:	00d8      	lsls	r0, r3, #3
 8002e22:	181b      	adds	r3, r3, r0
 8002e24:	18d3      	adds	r3, r2, r3
 8002e26:	18cb      	adds	r3, r1, r3
 8002e28:	3305      	adds	r3, #5
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	701a      	strb	r2, [r3, #0]
	    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost = 0;
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	2328      	movs	r3, #40	@ 0x28
 8002e32:	33ff      	adds	r3, #255	@ 0xff
 8002e34:	56d3      	ldrsb	r3, [r2, r3]
 8002e36:	0018      	movs	r0, r3
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	2394      	movs	r3, #148	@ 0x94
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	56d3      	ldrsb	r3, [r2, r3]
 8002e40:	6879      	ldr	r1, [r7, #4]
 8002e42:	001a      	movs	r2, r3
 8002e44:	00d2      	lsls	r2, r2, #3
 8002e46:	18d2      	adds	r2, r2, r3
 8002e48:	0003      	movs	r3, r0
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	181b      	adds	r3, r3, r0
 8002e4e:	00d8      	lsls	r0, r3, #3
 8002e50:	181b      	adds	r3, r3, r0
 8002e52:	18d3      	adds	r3, r2, r3
 8002e54:	18cb      	adds	r3, r1, r3
 8002e56:	3308      	adds	r3, #8
 8002e58:	2200      	movs	r2, #0
 8002e5a:	701a      	strb	r2, [r3, #0]

	    enq(maze);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	0018      	movs	r0, r3
 8002e60:	f7fe fc3a 	bl	80016d8 <enq>

	    while (maze->q_r - maze->q_f + 1 > 0)
 8002e64:	f000 fbc6 	bl	80035f4 <flood_fill+0x8ac>
	    {
	        deq(maze);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	f7fe fc73 	bl	8001756 <deq>

	        if (maze->bfs_loc[0] > 0 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft==0 &&
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	2328      	movs	r3, #40	@ 0x28
 8002e74:	33ff      	adds	r3, #255	@ 0xff
 8002e76:	56d3      	ldrsb	r3, [r2, r3]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	dc00      	bgt.n	8002e7e <flood_fill+0x136>
 8002e7c:	e0e5      	b.n	800304a <flood_fill+0x302>
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	2328      	movs	r3, #40	@ 0x28
 8002e82:	33ff      	adds	r3, #255	@ 0xff
 8002e84:	56d3      	ldrsb	r3, [r2, r3]
 8002e86:	0018      	movs	r0, r3
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	2394      	movs	r3, #148	@ 0x94
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	56d3      	ldrsb	r3, [r2, r3]
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	001a      	movs	r2, r3
 8002e94:	00d2      	lsls	r2, r2, #3
 8002e96:	18d2      	adds	r2, r2, r3
 8002e98:	0003      	movs	r3, r0
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	181b      	adds	r3, r3, r0
 8002e9e:	00d8      	lsls	r0, r3, #3
 8002ea0:	181b      	adds	r3, r3, r0
 8002ea2:	18d3      	adds	r3, r2, r3
 8002ea4:	5c5b      	ldrb	r3, [r3, r1]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d000      	beq.n	8002eac <flood_fill+0x164>
 8002eaa:	e0ce      	b.n	800304a <flood_fill+0x302>
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited==0 &&
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	2328      	movs	r3, #40	@ 0x28
 8002eb0:	33ff      	adds	r3, #255	@ 0xff
 8002eb2:	56d3      	ldrsb	r3, [r2, r3]
 8002eb4:	1e59      	subs	r1, r3, #1
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	2394      	movs	r3, #148	@ 0x94
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	56d3      	ldrsb	r3, [r2, r3]
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	001a      	movs	r2, r3
 8002ec2:	00d2      	lsls	r2, r2, #3
 8002ec4:	18d2      	adds	r2, r2, r3
 8002ec6:	000b      	movs	r3, r1
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	185b      	adds	r3, r3, r1
 8002ecc:	00d9      	lsls	r1, r3, #3
 8002ece:	185b      	adds	r3, r3, r1
 8002ed0:	18d3      	adds	r3, r2, r3
 8002ed2:	18c3      	adds	r3, r0, r3
 8002ed4:	3305      	adds	r3, #5
 8002ed6:	781b      	ldrb	r3, [r3, #0]
	        if (maze->bfs_loc[0] > 0 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft==0 &&
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d000      	beq.n	8002ede <flood_fill+0x196>
 8002edc:	e0b5      	b.n	800304a <flood_fill+0x302>
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].visited==1)
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	2328      	movs	r3, #40	@ 0x28
 8002ee2:	33ff      	adds	r3, #255	@ 0xff
 8002ee4:	56d3      	ldrsb	r3, [r2, r3]
 8002ee6:	1e59      	subs	r1, r3, #1
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	2394      	movs	r3, #148	@ 0x94
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	56d3      	ldrsb	r3, [r2, r3]
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	001a      	movs	r2, r3
 8002ef4:	00d2      	lsls	r2, r2, #3
 8002ef6:	18d2      	adds	r2, r2, r3
 8002ef8:	000b      	movs	r3, r1
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	185b      	adds	r3, r3, r1
 8002efe:	00d9      	lsls	r1, r3, #3
 8002f00:	185b      	adds	r3, r3, r1
 8002f02:	18d3      	adds	r3, r2, r3
 8002f04:	18c3      	adds	r3, r0, r3
 8002f06:	3304      	adds	r3, #4
 8002f08:	781b      	ldrb	r3, [r3, #0]
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited==0 &&
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d000      	beq.n	8002f10 <flood_fill+0x1c8>
 8002f0e:	e09c      	b.n	800304a <flood_fill+0x302>
	        {
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited = 1;
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	2328      	movs	r3, #40	@ 0x28
 8002f14:	33ff      	adds	r3, #255	@ 0xff
 8002f16:	56d3      	ldrsb	r3, [r2, r3]
 8002f18:	1e59      	subs	r1, r3, #1
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	2394      	movs	r3, #148	@ 0x94
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	56d3      	ldrsb	r3, [r2, r3]
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	001a      	movs	r2, r3
 8002f26:	00d2      	lsls	r2, r2, #3
 8002f28:	18d2      	adds	r2, r2, r3
 8002f2a:	000b      	movs	r3, r1
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	185b      	adds	r3, r3, r1
 8002f30:	00d9      	lsls	r1, r3, #3
 8002f32:	185b      	adds	r3, r3, r1
 8002f34:	18d3      	adds	r3, r2, r3
 8002f36:	18c3      	adds	r3, r0, r3
 8002f38:	3305      	adds	r3, #5
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	2328      	movs	r3, #40	@ 0x28
 8002f42:	33ff      	adds	r3, #255	@ 0xff
 8002f44:	56d3      	ldrsb	r3, [r2, r3]
 8002f46:	1e59      	subs	r1, r3, #1
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	2394      	movs	r3, #148	@ 0x94
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	56d3      	ldrsb	r3, [r2, r3]
 8002f50:	001c      	movs	r4, r3
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	2328      	movs	r3, #40	@ 0x28
 8002f56:	33ff      	adds	r3, #255	@ 0xff
 8002f58:	56d5      	ldrsb	r5, [r2, r3]
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	0022      	movs	r2, r4
 8002f5e:	00d2      	lsls	r2, r2, #3
 8002f60:	1912      	adds	r2, r2, r4
 8002f62:	000b      	movs	r3, r1
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	185b      	adds	r3, r3, r1
 8002f68:	00d9      	lsls	r1, r3, #3
 8002f6a:	185b      	adds	r3, r3, r1
 8002f6c:	18d3      	adds	r3, r2, r3
 8002f6e:	18c3      	adds	r3, r0, r3
 8002f70:	3306      	adds	r3, #6
 8002f72:	1c2a      	adds	r2, r5, #0
 8002f74:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	2328      	movs	r3, #40	@ 0x28
 8002f7a:	33ff      	adds	r3, #255	@ 0xff
 8002f7c:	56d3      	ldrsb	r3, [r2, r3]
 8002f7e:	1e59      	subs	r1, r3, #1
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	2394      	movs	r3, #148	@ 0x94
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	56d3      	ldrsb	r3, [r2, r3]
 8002f88:	001c      	movs	r4, r3
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	2394      	movs	r3, #148	@ 0x94
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	56d5      	ldrsb	r5, [r2, r3]
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	0022      	movs	r2, r4
 8002f96:	00d2      	lsls	r2, r2, #3
 8002f98:	1912      	adds	r2, r2, r4
 8002f9a:	000b      	movs	r3, r1
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	185b      	adds	r3, r3, r1
 8002fa0:	00d9      	lsls	r1, r3, #3
 8002fa2:	185b      	adds	r3, r3, r1
 8002fa4:	18d3      	adds	r3, r2, r3
 8002fa6:	18c3      	adds	r3, r0, r3
 8002fa8:	3307      	adds	r3, #7
 8002faa:	1c2a      	adds	r2, r5, #0
 8002fac:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].cost = maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost + 1;
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	2328      	movs	r3, #40	@ 0x28
 8002fb2:	33ff      	adds	r3, #255	@ 0xff
 8002fb4:	56d3      	ldrsb	r3, [r2, r3]
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	2394      	movs	r3, #148	@ 0x94
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	56d3      	ldrsb	r3, [r2, r3]
 8002fc0:	6879      	ldr	r1, [r7, #4]
 8002fc2:	001a      	movs	r2, r3
 8002fc4:	00d2      	lsls	r2, r2, #3
 8002fc6:	18d2      	adds	r2, r2, r3
 8002fc8:	0003      	movs	r3, r0
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	181b      	adds	r3, r3, r0
 8002fce:	00d8      	lsls	r0, r3, #3
 8002fd0:	181b      	adds	r3, r3, r0
 8002fd2:	18d3      	adds	r3, r2, r3
 8002fd4:	18cb      	adds	r3, r1, r3
 8002fd6:	3308      	adds	r3, #8
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	b25b      	sxtb	r3, r3
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	3301      	adds	r3, #1
 8002fe0:	b2d8      	uxtb	r0, r3
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	2328      	movs	r3, #40	@ 0x28
 8002fe6:	33ff      	adds	r3, #255	@ 0xff
 8002fe8:	56d3      	ldrsb	r3, [r2, r3]
 8002fea:	1e59      	subs	r1, r3, #1
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	2394      	movs	r3, #148	@ 0x94
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	56d3      	ldrsb	r3, [r2, r3]
 8002ff4:	b244      	sxtb	r4, r0
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	001a      	movs	r2, r3
 8002ffa:	00d2      	lsls	r2, r2, #3
 8002ffc:	18d2      	adds	r2, r2, r3
 8002ffe:	000b      	movs	r3, r1
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	185b      	adds	r3, r3, r1
 8003004:	00d9      	lsls	r1, r3, #3
 8003006:	185b      	adds	r3, r3, r1
 8003008:	18d3      	adds	r3, r2, r3
 800300a:	18c3      	adds	r3, r0, r3
 800300c:	3308      	adds	r3, #8
 800300e:	1c22      	adds	r2, r4, #0
 8003010:	701a      	strb	r2, [r3, #0]
	            maze->bfs_loc[0]--;
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	2328      	movs	r3, #40	@ 0x28
 8003016:	33ff      	adds	r3, #255	@ 0xff
 8003018:	56d3      	ldrsb	r3, [r2, r3]
 800301a:	b2db      	uxtb	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b2db      	uxtb	r3, r3
 8003020:	b259      	sxtb	r1, r3
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	2328      	movs	r3, #40	@ 0x28
 8003026:	33ff      	adds	r3, #255	@ 0xff
 8003028:	54d1      	strb	r1, [r2, r3]

	            enq(maze);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	0018      	movs	r0, r3
 800302e:	f7fe fb53 	bl	80016d8 <enq>
	            maze->bfs_loc[0]++;
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	2328      	movs	r3, #40	@ 0x28
 8003036:	33ff      	adds	r3, #255	@ 0xff
 8003038:	56d3      	ldrsb	r3, [r2, r3]
 800303a:	b2db      	uxtb	r3, r3
 800303c:	3301      	adds	r3, #1
 800303e:	b2db      	uxtb	r3, r3
 8003040:	b259      	sxtb	r1, r3
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	2328      	movs	r3, #40	@ 0x28
 8003046:	33ff      	adds	r3, #255	@ 0xff
 8003048:	54d1      	strb	r1, [r2, r3]
	        }
	        if (maze->bfs_loc[1] < 15 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront==0 &&
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	2394      	movs	r3, #148	@ 0x94
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	56d3      	ldrsb	r3, [r2, r3]
 8003052:	2b0e      	cmp	r3, #14
 8003054:	dd00      	ble.n	8003058 <flood_fill+0x310>
 8003056:	e0eb      	b.n	8003230 <flood_fill+0x4e8>
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	2328      	movs	r3, #40	@ 0x28
 800305c:	33ff      	adds	r3, #255	@ 0xff
 800305e:	56d3      	ldrsb	r3, [r2, r3]
 8003060:	0018      	movs	r0, r3
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	2394      	movs	r3, #148	@ 0x94
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	56d3      	ldrsb	r3, [r2, r3]
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	001a      	movs	r2, r3
 800306e:	00d2      	lsls	r2, r2, #3
 8003070:	18d2      	adds	r2, r2, r3
 8003072:	0003      	movs	r3, r0
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	181b      	adds	r3, r3, r0
 8003078:	00d8      	lsls	r0, r3, #3
 800307a:	181b      	adds	r3, r3, r0
 800307c:	18d3      	adds	r3, r2, r3
 800307e:	18cb      	adds	r3, r1, r3
 8003080:	3302      	adds	r3, #2
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d000      	beq.n	800308a <flood_fill+0x342>
 8003088:	e0d2      	b.n	8003230 <flood_fill+0x4e8>
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited==0 &&
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	2328      	movs	r3, #40	@ 0x28
 800308e:	33ff      	adds	r3, #255	@ 0xff
 8003090:	56d3      	ldrsb	r3, [r2, r3]
 8003092:	0018      	movs	r0, r3
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	2394      	movs	r3, #148	@ 0x94
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	56d3      	ldrsb	r3, [r2, r3]
 800309c:	3301      	adds	r3, #1
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	001a      	movs	r2, r3
 80030a2:	00d2      	lsls	r2, r2, #3
 80030a4:	18d2      	adds	r2, r2, r3
 80030a6:	0003      	movs	r3, r0
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	181b      	adds	r3, r3, r0
 80030ac:	00d8      	lsls	r0, r3, #3
 80030ae:	181b      	adds	r3, r3, r0
 80030b0:	18d3      	adds	r3, r2, r3
 80030b2:	18cb      	adds	r3, r1, r3
 80030b4:	3305      	adds	r3, #5
 80030b6:	781b      	ldrb	r3, [r3, #0]
	        if (maze->bfs_loc[1] < 15 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront==0 &&
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d000      	beq.n	80030be <flood_fill+0x376>
 80030bc:	e0b8      	b.n	8003230 <flood_fill+0x4e8>
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].visited==1)
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	2328      	movs	r3, #40	@ 0x28
 80030c2:	33ff      	adds	r3, #255	@ 0xff
 80030c4:	56d3      	ldrsb	r3, [r2, r3]
 80030c6:	0018      	movs	r0, r3
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	2394      	movs	r3, #148	@ 0x94
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	56d3      	ldrsb	r3, [r2, r3]
 80030d0:	3301      	adds	r3, #1
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	001a      	movs	r2, r3
 80030d6:	00d2      	lsls	r2, r2, #3
 80030d8:	18d2      	adds	r2, r2, r3
 80030da:	0003      	movs	r3, r0
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	181b      	adds	r3, r3, r0
 80030e0:	00d8      	lsls	r0, r3, #3
 80030e2:	181b      	adds	r3, r3, r0
 80030e4:	18d3      	adds	r3, r2, r3
 80030e6:	18cb      	adds	r3, r1, r3
 80030e8:	3304      	adds	r3, #4
 80030ea:	781b      	ldrb	r3, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited==0 &&
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d000      	beq.n	80030f2 <flood_fill+0x3aa>
 80030f0:	e09e      	b.n	8003230 <flood_fill+0x4e8>
	        {
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited = 1;
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	2328      	movs	r3, #40	@ 0x28
 80030f6:	33ff      	adds	r3, #255	@ 0xff
 80030f8:	56d3      	ldrsb	r3, [r2, r3]
 80030fa:	0018      	movs	r0, r3
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	2394      	movs	r3, #148	@ 0x94
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	56d3      	ldrsb	r3, [r2, r3]
 8003104:	3301      	adds	r3, #1
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	001a      	movs	r2, r3
 800310a:	00d2      	lsls	r2, r2, #3
 800310c:	18d2      	adds	r2, r2, r3
 800310e:	0003      	movs	r3, r0
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	181b      	adds	r3, r3, r0
 8003114:	00d8      	lsls	r0, r3, #3
 8003116:	181b      	adds	r3, r3, r0
 8003118:	18d3      	adds	r3, r2, r3
 800311a:	18cb      	adds	r3, r1, r3
 800311c:	3305      	adds	r3, #5
 800311e:	2201      	movs	r2, #1
 8003120:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[0] = maze->bfs_loc[0];
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	2328      	movs	r3, #40	@ 0x28
 8003126:	33ff      	adds	r3, #255	@ 0xff
 8003128:	56d3      	ldrsb	r3, [r2, r3]
 800312a:	0018      	movs	r0, r3
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	2394      	movs	r3, #148	@ 0x94
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	56d3      	ldrsb	r3, [r2, r3]
 8003134:	3301      	adds	r3, #1
 8003136:	6879      	ldr	r1, [r7, #4]
 8003138:	2228      	movs	r2, #40	@ 0x28
 800313a:	32ff      	adds	r2, #255	@ 0xff
 800313c:	568c      	ldrsb	r4, [r1, r2]
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	001a      	movs	r2, r3
 8003142:	00d2      	lsls	r2, r2, #3
 8003144:	18d2      	adds	r2, r2, r3
 8003146:	0003      	movs	r3, r0
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	181b      	adds	r3, r3, r0
 800314c:	00d8      	lsls	r0, r3, #3
 800314e:	181b      	adds	r3, r3, r0
 8003150:	18d3      	adds	r3, r2, r3
 8003152:	18cb      	adds	r3, r1, r3
 8003154:	3306      	adds	r3, #6
 8003156:	1c22      	adds	r2, r4, #0
 8003158:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[1] = maze->bfs_loc[1];
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	2328      	movs	r3, #40	@ 0x28
 800315e:	33ff      	adds	r3, #255	@ 0xff
 8003160:	56d3      	ldrsb	r3, [r2, r3]
 8003162:	0018      	movs	r0, r3
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	2394      	movs	r3, #148	@ 0x94
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	56d3      	ldrsb	r3, [r2, r3]
 800316c:	3301      	adds	r3, #1
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	2294      	movs	r2, #148	@ 0x94
 8003172:	0052      	lsls	r2, r2, #1
 8003174:	568c      	ldrsb	r4, [r1, r2]
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	001a      	movs	r2, r3
 800317a:	00d2      	lsls	r2, r2, #3
 800317c:	18d2      	adds	r2, r2, r3
 800317e:	0003      	movs	r3, r0
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	181b      	adds	r3, r3, r0
 8003184:	00d8      	lsls	r0, r3, #3
 8003186:	181b      	adds	r3, r3, r0
 8003188:	18d3      	adds	r3, r2, r3
 800318a:	18cb      	adds	r3, r1, r3
 800318c:	3307      	adds	r3, #7
 800318e:	1c22      	adds	r2, r4, #0
 8003190:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].cost = maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost + 1;
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	2328      	movs	r3, #40	@ 0x28
 8003196:	33ff      	adds	r3, #255	@ 0xff
 8003198:	56d3      	ldrsb	r3, [r2, r3]
 800319a:	0018      	movs	r0, r3
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	2394      	movs	r3, #148	@ 0x94
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	56d3      	ldrsb	r3, [r2, r3]
 80031a4:	6879      	ldr	r1, [r7, #4]
 80031a6:	001a      	movs	r2, r3
 80031a8:	00d2      	lsls	r2, r2, #3
 80031aa:	18d2      	adds	r2, r2, r3
 80031ac:	0003      	movs	r3, r0
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	181b      	adds	r3, r3, r0
 80031b2:	00d8      	lsls	r0, r3, #3
 80031b4:	181b      	adds	r3, r3, r0
 80031b6:	18d3      	adds	r3, r2, r3
 80031b8:	18cb      	adds	r3, r1, r3
 80031ba:	3308      	adds	r3, #8
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	b25b      	sxtb	r3, r3
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	3301      	adds	r3, #1
 80031c4:	b2d9      	uxtb	r1, r3
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	2328      	movs	r3, #40	@ 0x28
 80031ca:	33ff      	adds	r3, #255	@ 0xff
 80031cc:	56d3      	ldrsb	r3, [r2, r3]
 80031ce:	0018      	movs	r0, r3
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	2394      	movs	r3, #148	@ 0x94
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	56d3      	ldrsb	r3, [r2, r3]
 80031d8:	3301      	adds	r3, #1
 80031da:	b24c      	sxtb	r4, r1
 80031dc:	6879      	ldr	r1, [r7, #4]
 80031de:	001a      	movs	r2, r3
 80031e0:	00d2      	lsls	r2, r2, #3
 80031e2:	18d2      	adds	r2, r2, r3
 80031e4:	0003      	movs	r3, r0
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	181b      	adds	r3, r3, r0
 80031ea:	00d8      	lsls	r0, r3, #3
 80031ec:	181b      	adds	r3, r3, r0
 80031ee:	18d3      	adds	r3, r2, r3
 80031f0:	18cb      	adds	r3, r1, r3
 80031f2:	3308      	adds	r3, #8
 80031f4:	1c22      	adds	r2, r4, #0
 80031f6:	701a      	strb	r2, [r3, #0]
	            maze->bfs_loc[1]++;
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	2394      	movs	r3, #148	@ 0x94
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	56d3      	ldrsb	r3, [r2, r3]
 8003200:	b2db      	uxtb	r3, r3
 8003202:	3301      	adds	r3, #1
 8003204:	b2db      	uxtb	r3, r3
 8003206:	b259      	sxtb	r1, r3
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	2394      	movs	r3, #148	@ 0x94
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	54d1      	strb	r1, [r2, r3]

	            enq(maze);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	0018      	movs	r0, r3
 8003214:	f7fe fa60 	bl	80016d8 <enq>
	            maze->bfs_loc[1]--;
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	2394      	movs	r3, #148	@ 0x94
 800321c:	005b      	lsls	r3, r3, #1
 800321e:	56d3      	ldrsb	r3, [r2, r3]
 8003220:	b2db      	uxtb	r3, r3
 8003222:	3b01      	subs	r3, #1
 8003224:	b2db      	uxtb	r3, r3
 8003226:	b259      	sxtb	r1, r3
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	2394      	movs	r3, #148	@ 0x94
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	54d1      	strb	r1, [r2, r3]
	        }
	        if (maze->bfs_loc[0] < 15 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight==0 &&
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	2328      	movs	r3, #40	@ 0x28
 8003234:	33ff      	adds	r3, #255	@ 0xff
 8003236:	56d3      	ldrsb	r3, [r2, r3]
 8003238:	2b0e      	cmp	r3, #14
 800323a:	dd00      	ble.n	800323e <flood_fill+0x4f6>
 800323c:	e0e7      	b.n	800340e <flood_fill+0x6c6>
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	2328      	movs	r3, #40	@ 0x28
 8003242:	33ff      	adds	r3, #255	@ 0xff
 8003244:	56d3      	ldrsb	r3, [r2, r3]
 8003246:	0018      	movs	r0, r3
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	2394      	movs	r3, #148	@ 0x94
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	56d3      	ldrsb	r3, [r2, r3]
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	001a      	movs	r2, r3
 8003254:	00d2      	lsls	r2, r2, #3
 8003256:	18d2      	adds	r2, r2, r3
 8003258:	0003      	movs	r3, r0
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	181b      	adds	r3, r3, r0
 800325e:	00d8      	lsls	r0, r3, #3
 8003260:	181b      	adds	r3, r3, r0
 8003262:	18d3      	adds	r3, r2, r3
 8003264:	18cb      	adds	r3, r1, r3
 8003266:	3301      	adds	r3, #1
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d000      	beq.n	8003270 <flood_fill+0x528>
 800326e:	e0ce      	b.n	800340e <flood_fill+0x6c6>
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited==0 &&
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	2328      	movs	r3, #40	@ 0x28
 8003274:	33ff      	adds	r3, #255	@ 0xff
 8003276:	56d3      	ldrsb	r3, [r2, r3]
 8003278:	1c59      	adds	r1, r3, #1
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	2394      	movs	r3, #148	@ 0x94
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	56d3      	ldrsb	r3, [r2, r3]
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	001a      	movs	r2, r3
 8003286:	00d2      	lsls	r2, r2, #3
 8003288:	18d2      	adds	r2, r2, r3
 800328a:	000b      	movs	r3, r1
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	185b      	adds	r3, r3, r1
 8003290:	00d9      	lsls	r1, r3, #3
 8003292:	185b      	adds	r3, r3, r1
 8003294:	18d3      	adds	r3, r2, r3
 8003296:	18c3      	adds	r3, r0, r3
 8003298:	3305      	adds	r3, #5
 800329a:	781b      	ldrb	r3, [r3, #0]
	        if (maze->bfs_loc[0] < 15 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight==0 &&
 800329c:	2b00      	cmp	r3, #0
 800329e:	d000      	beq.n	80032a2 <flood_fill+0x55a>
 80032a0:	e0b5      	b.n	800340e <flood_fill+0x6c6>
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].visited==1)
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	2328      	movs	r3, #40	@ 0x28
 80032a6:	33ff      	adds	r3, #255	@ 0xff
 80032a8:	56d3      	ldrsb	r3, [r2, r3]
 80032aa:	1c59      	adds	r1, r3, #1
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	2394      	movs	r3, #148	@ 0x94
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	56d3      	ldrsb	r3, [r2, r3]
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	001a      	movs	r2, r3
 80032b8:	00d2      	lsls	r2, r2, #3
 80032ba:	18d2      	adds	r2, r2, r3
 80032bc:	000b      	movs	r3, r1
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	185b      	adds	r3, r3, r1
 80032c2:	00d9      	lsls	r1, r3, #3
 80032c4:	185b      	adds	r3, r3, r1
 80032c6:	18d3      	adds	r3, r2, r3
 80032c8:	18c3      	adds	r3, r0, r3
 80032ca:	3304      	adds	r3, #4
 80032cc:	781b      	ldrb	r3, [r3, #0]
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited==0 &&
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d000      	beq.n	80032d4 <flood_fill+0x58c>
 80032d2:	e09c      	b.n	800340e <flood_fill+0x6c6>
	        {
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited = 1;
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	2328      	movs	r3, #40	@ 0x28
 80032d8:	33ff      	adds	r3, #255	@ 0xff
 80032da:	56d3      	ldrsb	r3, [r2, r3]
 80032dc:	1c59      	adds	r1, r3, #1
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	2394      	movs	r3, #148	@ 0x94
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	56d3      	ldrsb	r3, [r2, r3]
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	001a      	movs	r2, r3
 80032ea:	00d2      	lsls	r2, r2, #3
 80032ec:	18d2      	adds	r2, r2, r3
 80032ee:	000b      	movs	r3, r1
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	185b      	adds	r3, r3, r1
 80032f4:	00d9      	lsls	r1, r3, #3
 80032f6:	185b      	adds	r3, r3, r1
 80032f8:	18d3      	adds	r3, r2, r3
 80032fa:	18c3      	adds	r3, r0, r3
 80032fc:	3305      	adds	r3, #5
 80032fe:	2201      	movs	r2, #1
 8003300:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	2328      	movs	r3, #40	@ 0x28
 8003306:	33ff      	adds	r3, #255	@ 0xff
 8003308:	56d3      	ldrsb	r3, [r2, r3]
 800330a:	1c59      	adds	r1, r3, #1
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	2394      	movs	r3, #148	@ 0x94
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	56d3      	ldrsb	r3, [r2, r3]
 8003314:	001c      	movs	r4, r3
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	2328      	movs	r3, #40	@ 0x28
 800331a:	33ff      	adds	r3, #255	@ 0xff
 800331c:	56d5      	ldrsb	r5, [r2, r3]
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	0022      	movs	r2, r4
 8003322:	00d2      	lsls	r2, r2, #3
 8003324:	1912      	adds	r2, r2, r4
 8003326:	000b      	movs	r3, r1
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	185b      	adds	r3, r3, r1
 800332c:	00d9      	lsls	r1, r3, #3
 800332e:	185b      	adds	r3, r3, r1
 8003330:	18d3      	adds	r3, r2, r3
 8003332:	18c3      	adds	r3, r0, r3
 8003334:	3306      	adds	r3, #6
 8003336:	1c2a      	adds	r2, r5, #0
 8003338:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	2328      	movs	r3, #40	@ 0x28
 800333e:	33ff      	adds	r3, #255	@ 0xff
 8003340:	56d3      	ldrsb	r3, [r2, r3]
 8003342:	1c59      	adds	r1, r3, #1
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	2394      	movs	r3, #148	@ 0x94
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	56d3      	ldrsb	r3, [r2, r3]
 800334c:	001c      	movs	r4, r3
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	2394      	movs	r3, #148	@ 0x94
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	56d5      	ldrsb	r5, [r2, r3]
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	0022      	movs	r2, r4
 800335a:	00d2      	lsls	r2, r2, #3
 800335c:	1912      	adds	r2, r2, r4
 800335e:	000b      	movs	r3, r1
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	185b      	adds	r3, r3, r1
 8003364:	00d9      	lsls	r1, r3, #3
 8003366:	185b      	adds	r3, r3, r1
 8003368:	18d3      	adds	r3, r2, r3
 800336a:	18c3      	adds	r3, r0, r3
 800336c:	3307      	adds	r3, #7
 800336e:	1c2a      	adds	r2, r5, #0
 8003370:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].cost = maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost + 1;
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	2328      	movs	r3, #40	@ 0x28
 8003376:	33ff      	adds	r3, #255	@ 0xff
 8003378:	56d3      	ldrsb	r3, [r2, r3]
 800337a:	0018      	movs	r0, r3
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	2394      	movs	r3, #148	@ 0x94
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	56d3      	ldrsb	r3, [r2, r3]
 8003384:	6879      	ldr	r1, [r7, #4]
 8003386:	001a      	movs	r2, r3
 8003388:	00d2      	lsls	r2, r2, #3
 800338a:	18d2      	adds	r2, r2, r3
 800338c:	0003      	movs	r3, r0
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	181b      	adds	r3, r3, r0
 8003392:	00d8      	lsls	r0, r3, #3
 8003394:	181b      	adds	r3, r3, r0
 8003396:	18d3      	adds	r3, r2, r3
 8003398:	18cb      	adds	r3, r1, r3
 800339a:	3308      	adds	r3, #8
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	b25b      	sxtb	r3, r3
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	3301      	adds	r3, #1
 80033a4:	b2d8      	uxtb	r0, r3
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	2328      	movs	r3, #40	@ 0x28
 80033aa:	33ff      	adds	r3, #255	@ 0xff
 80033ac:	56d3      	ldrsb	r3, [r2, r3]
 80033ae:	1c59      	adds	r1, r3, #1
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	2394      	movs	r3, #148	@ 0x94
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	56d3      	ldrsb	r3, [r2, r3]
 80033b8:	b244      	sxtb	r4, r0
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	001a      	movs	r2, r3
 80033be:	00d2      	lsls	r2, r2, #3
 80033c0:	18d2      	adds	r2, r2, r3
 80033c2:	000b      	movs	r3, r1
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	185b      	adds	r3, r3, r1
 80033c8:	00d9      	lsls	r1, r3, #3
 80033ca:	185b      	adds	r3, r3, r1
 80033cc:	18d3      	adds	r3, r2, r3
 80033ce:	18c3      	adds	r3, r0, r3
 80033d0:	3308      	adds	r3, #8
 80033d2:	1c22      	adds	r2, r4, #0
 80033d4:	701a      	strb	r2, [r3, #0]
	            maze->bfs_loc[0]++;
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	2328      	movs	r3, #40	@ 0x28
 80033da:	33ff      	adds	r3, #255	@ 0xff
 80033dc:	56d3      	ldrsb	r3, [r2, r3]
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	3301      	adds	r3, #1
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	b259      	sxtb	r1, r3
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	2328      	movs	r3, #40	@ 0x28
 80033ea:	33ff      	adds	r3, #255	@ 0xff
 80033ec:	54d1      	strb	r1, [r2, r3]

	            enq(maze);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	0018      	movs	r0, r3
 80033f2:	f7fe f971 	bl	80016d8 <enq>
	            maze->bfs_loc[0]--;
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	2328      	movs	r3, #40	@ 0x28
 80033fa:	33ff      	adds	r3, #255	@ 0xff
 80033fc:	56d3      	ldrsb	r3, [r2, r3]
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	3b01      	subs	r3, #1
 8003402:	b2db      	uxtb	r3, r3
 8003404:	b259      	sxtb	r1, r3
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	2328      	movs	r3, #40	@ 0x28
 800340a:	33ff      	adds	r3, #255	@ 0xff
 800340c:	54d1      	strb	r1, [r2, r3]
	        }
	        if (maze->bfs_loc[1] > 0 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack==0 &&
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	2394      	movs	r3, #148	@ 0x94
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	56d3      	ldrsb	r3, [r2, r3]
 8003416:	2b00      	cmp	r3, #0
 8003418:	dc00      	bgt.n	800341c <flood_fill+0x6d4>
 800341a:	e0eb      	b.n	80035f4 <flood_fill+0x8ac>
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	2328      	movs	r3, #40	@ 0x28
 8003420:	33ff      	adds	r3, #255	@ 0xff
 8003422:	56d3      	ldrsb	r3, [r2, r3]
 8003424:	0018      	movs	r0, r3
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	2394      	movs	r3, #148	@ 0x94
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	56d3      	ldrsb	r3, [r2, r3]
 800342e:	6879      	ldr	r1, [r7, #4]
 8003430:	001a      	movs	r2, r3
 8003432:	00d2      	lsls	r2, r2, #3
 8003434:	18d2      	adds	r2, r2, r3
 8003436:	0003      	movs	r3, r0
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	181b      	adds	r3, r3, r0
 800343c:	00d8      	lsls	r0, r3, #3
 800343e:	181b      	adds	r3, r3, r0
 8003440:	18d3      	adds	r3, r2, r3
 8003442:	18cb      	adds	r3, r1, r3
 8003444:	3303      	adds	r3, #3
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d000      	beq.n	800344e <flood_fill+0x706>
 800344c:	e0d2      	b.n	80035f4 <flood_fill+0x8ac>
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited==0 &&
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	2328      	movs	r3, #40	@ 0x28
 8003452:	33ff      	adds	r3, #255	@ 0xff
 8003454:	56d3      	ldrsb	r3, [r2, r3]
 8003456:	0018      	movs	r0, r3
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	2394      	movs	r3, #148	@ 0x94
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	56d3      	ldrsb	r3, [r2, r3]
 8003460:	3b01      	subs	r3, #1
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	001a      	movs	r2, r3
 8003466:	00d2      	lsls	r2, r2, #3
 8003468:	18d2      	adds	r2, r2, r3
 800346a:	0003      	movs	r3, r0
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	181b      	adds	r3, r3, r0
 8003470:	00d8      	lsls	r0, r3, #3
 8003472:	181b      	adds	r3, r3, r0
 8003474:	18d3      	adds	r3, r2, r3
 8003476:	18cb      	adds	r3, r1, r3
 8003478:	3305      	adds	r3, #5
 800347a:	781b      	ldrb	r3, [r3, #0]
	        if (maze->bfs_loc[1] > 0 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack==0 &&
 800347c:	2b00      	cmp	r3, #0
 800347e:	d000      	beq.n	8003482 <flood_fill+0x73a>
 8003480:	e0b8      	b.n	80035f4 <flood_fill+0x8ac>
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].visited==1)
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	2328      	movs	r3, #40	@ 0x28
 8003486:	33ff      	adds	r3, #255	@ 0xff
 8003488:	56d3      	ldrsb	r3, [r2, r3]
 800348a:	0018      	movs	r0, r3
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	2394      	movs	r3, #148	@ 0x94
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	56d3      	ldrsb	r3, [r2, r3]
 8003494:	3b01      	subs	r3, #1
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	001a      	movs	r2, r3
 800349a:	00d2      	lsls	r2, r2, #3
 800349c:	18d2      	adds	r2, r2, r3
 800349e:	0003      	movs	r3, r0
 80034a0:	005b      	lsls	r3, r3, #1
 80034a2:	181b      	adds	r3, r3, r0
 80034a4:	00d8      	lsls	r0, r3, #3
 80034a6:	181b      	adds	r3, r3, r0
 80034a8:	18d3      	adds	r3, r2, r3
 80034aa:	18cb      	adds	r3, r1, r3
 80034ac:	3304      	adds	r3, #4
 80034ae:	781b      	ldrb	r3, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited==0 &&
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d000      	beq.n	80034b6 <flood_fill+0x76e>
 80034b4:	e09e      	b.n	80035f4 <flood_fill+0x8ac>
	        {
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited = 1;
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	2328      	movs	r3, #40	@ 0x28
 80034ba:	33ff      	adds	r3, #255	@ 0xff
 80034bc:	56d3      	ldrsb	r3, [r2, r3]
 80034be:	0018      	movs	r0, r3
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	2394      	movs	r3, #148	@ 0x94
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	56d3      	ldrsb	r3, [r2, r3]
 80034c8:	3b01      	subs	r3, #1
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	001a      	movs	r2, r3
 80034ce:	00d2      	lsls	r2, r2, #3
 80034d0:	18d2      	adds	r2, r2, r3
 80034d2:	0003      	movs	r3, r0
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	181b      	adds	r3, r3, r0
 80034d8:	00d8      	lsls	r0, r3, #3
 80034da:	181b      	adds	r3, r3, r0
 80034dc:	18d3      	adds	r3, r2, r3
 80034de:	18cb      	adds	r3, r1, r3
 80034e0:	3305      	adds	r3, #5
 80034e2:	2201      	movs	r2, #1
 80034e4:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[0] = maze->bfs_loc[0];
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	2328      	movs	r3, #40	@ 0x28
 80034ea:	33ff      	adds	r3, #255	@ 0xff
 80034ec:	56d3      	ldrsb	r3, [r2, r3]
 80034ee:	0018      	movs	r0, r3
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	2394      	movs	r3, #148	@ 0x94
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	56d3      	ldrsb	r3, [r2, r3]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	2228      	movs	r2, #40	@ 0x28
 80034fe:	32ff      	adds	r2, #255	@ 0xff
 8003500:	568c      	ldrsb	r4, [r1, r2]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	001a      	movs	r2, r3
 8003506:	00d2      	lsls	r2, r2, #3
 8003508:	18d2      	adds	r2, r2, r3
 800350a:	0003      	movs	r3, r0
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	181b      	adds	r3, r3, r0
 8003510:	00d8      	lsls	r0, r3, #3
 8003512:	181b      	adds	r3, r3, r0
 8003514:	18d3      	adds	r3, r2, r3
 8003516:	18cb      	adds	r3, r1, r3
 8003518:	3306      	adds	r3, #6
 800351a:	1c22      	adds	r2, r4, #0
 800351c:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[1] = maze->bfs_loc[1];
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	2328      	movs	r3, #40	@ 0x28
 8003522:	33ff      	adds	r3, #255	@ 0xff
 8003524:	56d3      	ldrsb	r3, [r2, r3]
 8003526:	0018      	movs	r0, r3
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	2394      	movs	r3, #148	@ 0x94
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	56d3      	ldrsb	r3, [r2, r3]
 8003530:	3b01      	subs	r3, #1
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	2294      	movs	r2, #148	@ 0x94
 8003536:	0052      	lsls	r2, r2, #1
 8003538:	568c      	ldrsb	r4, [r1, r2]
 800353a:	6879      	ldr	r1, [r7, #4]
 800353c:	001a      	movs	r2, r3
 800353e:	00d2      	lsls	r2, r2, #3
 8003540:	18d2      	adds	r2, r2, r3
 8003542:	0003      	movs	r3, r0
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	181b      	adds	r3, r3, r0
 8003548:	00d8      	lsls	r0, r3, #3
 800354a:	181b      	adds	r3, r3, r0
 800354c:	18d3      	adds	r3, r2, r3
 800354e:	18cb      	adds	r3, r1, r3
 8003550:	3307      	adds	r3, #7
 8003552:	1c22      	adds	r2, r4, #0
 8003554:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].cost = maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost + 1;
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	2328      	movs	r3, #40	@ 0x28
 800355a:	33ff      	adds	r3, #255	@ 0xff
 800355c:	56d3      	ldrsb	r3, [r2, r3]
 800355e:	0018      	movs	r0, r3
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	2394      	movs	r3, #148	@ 0x94
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	56d3      	ldrsb	r3, [r2, r3]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	001a      	movs	r2, r3
 800356c:	00d2      	lsls	r2, r2, #3
 800356e:	18d2      	adds	r2, r2, r3
 8003570:	0003      	movs	r3, r0
 8003572:	005b      	lsls	r3, r3, #1
 8003574:	181b      	adds	r3, r3, r0
 8003576:	00d8      	lsls	r0, r3, #3
 8003578:	181b      	adds	r3, r3, r0
 800357a:	18d3      	adds	r3, r2, r3
 800357c:	18cb      	adds	r3, r1, r3
 800357e:	3308      	adds	r3, #8
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	b25b      	sxtb	r3, r3
 8003584:	b2db      	uxtb	r3, r3
 8003586:	3301      	adds	r3, #1
 8003588:	b2d9      	uxtb	r1, r3
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	2328      	movs	r3, #40	@ 0x28
 800358e:	33ff      	adds	r3, #255	@ 0xff
 8003590:	56d3      	ldrsb	r3, [r2, r3]
 8003592:	0018      	movs	r0, r3
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	2394      	movs	r3, #148	@ 0x94
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	56d3      	ldrsb	r3, [r2, r3]
 800359c:	3b01      	subs	r3, #1
 800359e:	b24c      	sxtb	r4, r1
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	001a      	movs	r2, r3
 80035a4:	00d2      	lsls	r2, r2, #3
 80035a6:	18d2      	adds	r2, r2, r3
 80035a8:	0003      	movs	r3, r0
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	181b      	adds	r3, r3, r0
 80035ae:	00d8      	lsls	r0, r3, #3
 80035b0:	181b      	adds	r3, r3, r0
 80035b2:	18d3      	adds	r3, r2, r3
 80035b4:	18cb      	adds	r3, r1, r3
 80035b6:	3308      	adds	r3, #8
 80035b8:	1c22      	adds	r2, r4, #0
 80035ba:	701a      	strb	r2, [r3, #0]
	            maze->bfs_loc[1]--;
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	2394      	movs	r3, #148	@ 0x94
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	56d3      	ldrsb	r3, [r2, r3]
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	3b01      	subs	r3, #1
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	b259      	sxtb	r1, r3
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	2394      	movs	r3, #148	@ 0x94
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	54d1      	strb	r1, [r2, r3]

	            enq(maze);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	0018      	movs	r0, r3
 80035d8:	f7fe f87e 	bl	80016d8 <enq>
	            maze->bfs_loc[1]++;
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	2394      	movs	r3, #148	@ 0x94
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	56d3      	ldrsb	r3, [r2, r3]
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	3301      	adds	r3, #1
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	b259      	sxtb	r1, r3
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	2394      	movs	r3, #148	@ 0x94
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	54d1      	strb	r1, [r2, r3]
	    while (maze->q_r - maze->q_f + 1 > 0)
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	2326      	movs	r3, #38	@ 0x26
 80035f8:	33ff      	adds	r3, #255	@ 0xff
 80035fa:	56d3      	ldrsb	r3, [r2, r3]
 80035fc:	0019      	movs	r1, r3
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	2393      	movs	r3, #147	@ 0x93
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	56d3      	ldrsb	r3, [r2, r3]
 8003606:	1acb      	subs	r3, r1, r3
 8003608:	d401      	bmi.n	800360e <flood_fill+0x8c6>
 800360a:	f7ff fc2d 	bl	8002e68 <flood_fill+0x120>
	    // log("Starting pathfinding from " + std::to_string(curr_cell[0]) + "," + std::to_string(curr_cell[1]) + " to " + std::to_string(dest[0]) + "," + std::to_string(dest[1]));

	    // Build path by following lowest cost neighbors

	    // Start from current position
	    int8_t tx = maze->curr_cell[0];
 800360e:	2015      	movs	r0, #21
 8003610:	183b      	adds	r3, r7, r0
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	2151      	movs	r1, #81	@ 0x51
 8003616:	5c52      	ldrb	r2, [r2, r1]
 8003618:	701a      	strb	r2, [r3, #0]
	    int8_t ty = maze->curr_cell[1];
 800361a:	2414      	movs	r4, #20
 800361c:	193b      	adds	r3, r7, r4
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	2152      	movs	r1, #82	@ 0x52
 8003622:	5c52      	ldrb	r2, [r2, r1]
 8003624:	701a      	strb	r2, [r3, #0]

	    // Add current cell to path
	    maze->path[maze->plen][0] = tx;
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	23a2      	movs	r3, #162	@ 0xa2
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	56d3      	ldrsb	r3, [r2, r3]
 800362e:	001a      	movs	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3298      	adds	r2, #152	@ 0x98
 8003634:	0052      	lsls	r2, r2, #1
 8003636:	1839      	adds	r1, r7, r0
 8003638:	7809      	ldrb	r1, [r1, #0]
 800363a:	54d1      	strb	r1, [r2, r3]
	    maze->path[maze->plen][1] = ty;
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	23a2      	movs	r3, #162	@ 0xa2
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	56d3      	ldrsb	r3, [r2, r3]
 8003644:	001a      	movs	r2, r3
 8003646:	6879      	ldr	r1, [r7, #4]
 8003648:	2332      	movs	r3, #50	@ 0x32
 800364a:	33ff      	adds	r3, #255	@ 0xff
 800364c:	0052      	lsls	r2, r2, #1
 800364e:	188a      	adds	r2, r1, r2
 8003650:	18d3      	adds	r3, r2, r3
 8003652:	193a      	adds	r2, r7, r4
 8003654:	7812      	ldrb	r2, [r2, #0]
 8003656:	701a      	strb	r2, [r3, #0]
	    maze->plen++;
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	23a2      	movs	r3, #162	@ 0xa2
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	56d3      	ldrsb	r3, [r2, r3]
 8003660:	b2db      	uxtb	r3, r3
 8003662:	3301      	adds	r3, #1
 8003664:	b2db      	uxtb	r3, r3
 8003666:	b259      	sxtb	r1, r3
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	23a2      	movs	r3, #162	@ 0xa2
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	54d1      	strb	r1, [r2, r3]

	    // Follow path of decreasing costs until we reach destination
	    while (!(tx == maze->dest[0] && ty == maze->dest[1]))
 8003670:	e211      	b.n	8003a96 <flood_fill+0xd4e>
	    {
	        int min_cost = 999;
 8003672:	4be9      	ldr	r3, [pc, #932]	@ (8003a18 <flood_fill+0xcd0>)
 8003674:	613b      	str	r3, [r7, #16]
	        int8_t next_x = tx;
 8003676:	260f      	movs	r6, #15
 8003678:	19bb      	adds	r3, r7, r6
 800367a:	2415      	movs	r4, #21
 800367c:	193a      	adds	r2, r7, r4
 800367e:	7812      	ldrb	r2, [r2, #0]
 8003680:	701a      	strb	r2, [r3, #0]
	        int8_t next_y = ty;
 8003682:	230e      	movs	r3, #14
 8003684:	18fb      	adds	r3, r7, r3
 8003686:	2514      	movs	r5, #20
 8003688:	197a      	adds	r2, r7, r5
 800368a:	7812      	ldrb	r2, [r2, #0]
 800368c:	701a      	strb	r2, [r3, #0]
	        int8_t found_next = 0;
 800368e:	220d      	movs	r2, #13
 8003690:	18bb      	adds	r3, r7, r2
 8003692:	2200      	movs	r2, #0
 8003694:	701a      	strb	r2, [r3, #0]

	        // Check all four neighbors for the one with minimum cost
	        // Left neighbor
	        if (tx > 0 && maze->cells[tx][ty].wallLeft && maze->cells[tx - 1][ty].visited==0 && maze->cells[tx - 1][ty].cost < min_cost)
 8003696:	193b      	adds	r3, r7, r4
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	b25b      	sxtb	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	dd66      	ble.n	800376e <flood_fill+0xa26>
 80036a0:	193b      	adds	r3, r7, r4
 80036a2:	2100      	movs	r1, #0
 80036a4:	5659      	ldrsb	r1, [r3, r1]
 80036a6:	197b      	adds	r3, r7, r5
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	b25b      	sxtb	r3, r3
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	001a      	movs	r2, r3
 80036b0:	00d2      	lsls	r2, r2, #3
 80036b2:	18d2      	adds	r2, r2, r3
 80036b4:	000b      	movs	r3, r1
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	185b      	adds	r3, r3, r1
 80036ba:	00d9      	lsls	r1, r3, #3
 80036bc:	185b      	adds	r3, r3, r1
 80036be:	18d3      	adds	r3, r2, r3
 80036c0:	5c1b      	ldrb	r3, [r3, r0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d053      	beq.n	800376e <flood_fill+0xa26>
 80036c6:	193b      	adds	r3, r7, r4
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	b25b      	sxtb	r3, r3
 80036cc:	1e59      	subs	r1, r3, #1
 80036ce:	197b      	adds	r3, r7, r5
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	b25b      	sxtb	r3, r3
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	001a      	movs	r2, r3
 80036d8:	00d2      	lsls	r2, r2, #3
 80036da:	18d2      	adds	r2, r2, r3
 80036dc:	000b      	movs	r3, r1
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	185b      	adds	r3, r3, r1
 80036e2:	00d9      	lsls	r1, r3, #3
 80036e4:	185b      	adds	r3, r3, r1
 80036e6:	18d3      	adds	r3, r2, r3
 80036e8:	18c3      	adds	r3, r0, r3
 80036ea:	3304      	adds	r3, #4
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d13d      	bne.n	800376e <flood_fill+0xa26>
 80036f2:	193b      	adds	r3, r7, r4
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	b25b      	sxtb	r3, r3
 80036f8:	1e59      	subs	r1, r3, #1
 80036fa:	197b      	adds	r3, r7, r5
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	b25b      	sxtb	r3, r3
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	001a      	movs	r2, r3
 8003704:	00d2      	lsls	r2, r2, #3
 8003706:	18d2      	adds	r2, r2, r3
 8003708:	000b      	movs	r3, r1
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	185b      	adds	r3, r3, r1
 800370e:	00d9      	lsls	r1, r3, #3
 8003710:	185b      	adds	r3, r3, r1
 8003712:	18d3      	adds	r3, r2, r3
 8003714:	18c3      	adds	r3, r0, r3
 8003716:	3308      	adds	r3, #8
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	b25b      	sxtb	r3, r3
 800371c:	001a      	movs	r2, r3
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4293      	cmp	r3, r2
 8003722:	dd24      	ble.n	800376e <flood_fill+0xa26>
	        {
	            min_cost = maze->cells[tx - 1][ty].cost;
 8003724:	193b      	adds	r3, r7, r4
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	b25b      	sxtb	r3, r3
 800372a:	1e59      	subs	r1, r3, #1
 800372c:	197b      	adds	r3, r7, r5
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	b25b      	sxtb	r3, r3
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	001a      	movs	r2, r3
 8003736:	00d2      	lsls	r2, r2, #3
 8003738:	18d2      	adds	r2, r2, r3
 800373a:	000b      	movs	r3, r1
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	185b      	adds	r3, r3, r1
 8003740:	00d9      	lsls	r1, r3, #3
 8003742:	185b      	adds	r3, r3, r1
 8003744:	18d3      	adds	r3, r2, r3
 8003746:	18c3      	adds	r3, r0, r3
 8003748:	3308      	adds	r3, #8
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	b25b      	sxtb	r3, r3
 800374e:	613b      	str	r3, [r7, #16]
	            next_x = tx - 1;
 8003750:	193b      	adds	r3, r7, r4
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	3b01      	subs	r3, #1
 8003756:	b2da      	uxtb	r2, r3
 8003758:	19bb      	adds	r3, r7, r6
 800375a:	701a      	strb	r2, [r3, #0]
	            next_y = ty;
 800375c:	230e      	movs	r3, #14
 800375e:	18fb      	adds	r3, r7, r3
 8003760:	197a      	adds	r2, r7, r5
 8003762:	7812      	ldrb	r2, [r2, #0]
 8003764:	701a      	strb	r2, [r3, #0]
	            found_next = 1;
 8003766:	220d      	movs	r2, #13
 8003768:	18bb      	adds	r3, r7, r2
 800376a:	2201      	movs	r2, #1
 800376c:	701a      	strb	r2, [r3, #0]
	        }
	        // Front neighbor (North)
	        if (ty < 15 && maze->cells[tx][ty].wallFront==0 && maze->cells[tx][ty + 1].visited==1 && maze->cells[tx][ty + 1].cost < min_cost)
 800376e:	2414      	movs	r4, #20
 8003770:	193b      	adds	r3, r7, r4
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	b25b      	sxtb	r3, r3
 8003776:	2b0e      	cmp	r3, #14
 8003778:	dc6a      	bgt.n	8003850 <flood_fill+0xb08>
 800377a:	2515      	movs	r5, #21
 800377c:	197b      	adds	r3, r7, r5
 800377e:	2100      	movs	r1, #0
 8003780:	5659      	ldrsb	r1, [r3, r1]
 8003782:	193b      	adds	r3, r7, r4
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	b25b      	sxtb	r3, r3
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	001a      	movs	r2, r3
 800378c:	00d2      	lsls	r2, r2, #3
 800378e:	18d2      	adds	r2, r2, r3
 8003790:	000b      	movs	r3, r1
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	185b      	adds	r3, r3, r1
 8003796:	00d9      	lsls	r1, r3, #3
 8003798:	185b      	adds	r3, r3, r1
 800379a:	18d3      	adds	r3, r2, r3
 800379c:	18c3      	adds	r3, r0, r3
 800379e:	3302      	adds	r3, #2
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d154      	bne.n	8003850 <flood_fill+0xb08>
 80037a6:	197b      	adds	r3, r7, r5
 80037a8:	2100      	movs	r1, #0
 80037aa:	5659      	ldrsb	r1, [r3, r1]
 80037ac:	193b      	adds	r3, r7, r4
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	b25b      	sxtb	r3, r3
 80037b2:	3301      	adds	r3, #1
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	001a      	movs	r2, r3
 80037b8:	00d2      	lsls	r2, r2, #3
 80037ba:	18d2      	adds	r2, r2, r3
 80037bc:	000b      	movs	r3, r1
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	185b      	adds	r3, r3, r1
 80037c2:	00d9      	lsls	r1, r3, #3
 80037c4:	185b      	adds	r3, r3, r1
 80037c6:	18d3      	adds	r3, r2, r3
 80037c8:	18c3      	adds	r3, r0, r3
 80037ca:	3304      	adds	r3, #4
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d13e      	bne.n	8003850 <flood_fill+0xb08>
 80037d2:	197b      	adds	r3, r7, r5
 80037d4:	2100      	movs	r1, #0
 80037d6:	5659      	ldrsb	r1, [r3, r1]
 80037d8:	193b      	adds	r3, r7, r4
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	b25b      	sxtb	r3, r3
 80037de:	3301      	adds	r3, #1
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	001a      	movs	r2, r3
 80037e4:	00d2      	lsls	r2, r2, #3
 80037e6:	18d2      	adds	r2, r2, r3
 80037e8:	000b      	movs	r3, r1
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	185b      	adds	r3, r3, r1
 80037ee:	00d9      	lsls	r1, r3, #3
 80037f0:	185b      	adds	r3, r3, r1
 80037f2:	18d3      	adds	r3, r2, r3
 80037f4:	18c3      	adds	r3, r0, r3
 80037f6:	3308      	adds	r3, #8
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	b25b      	sxtb	r3, r3
 80037fc:	001a      	movs	r2, r3
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	4293      	cmp	r3, r2
 8003802:	dd25      	ble.n	8003850 <flood_fill+0xb08>
	        {
	            min_cost = maze->cells[tx][ty + 1].cost;
 8003804:	197b      	adds	r3, r7, r5
 8003806:	2100      	movs	r1, #0
 8003808:	5659      	ldrsb	r1, [r3, r1]
 800380a:	193b      	adds	r3, r7, r4
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	b25b      	sxtb	r3, r3
 8003810:	3301      	adds	r3, #1
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	001a      	movs	r2, r3
 8003816:	00d2      	lsls	r2, r2, #3
 8003818:	18d2      	adds	r2, r2, r3
 800381a:	000b      	movs	r3, r1
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	185b      	adds	r3, r3, r1
 8003820:	00d9      	lsls	r1, r3, #3
 8003822:	185b      	adds	r3, r3, r1
 8003824:	18d3      	adds	r3, r2, r3
 8003826:	18c3      	adds	r3, r0, r3
 8003828:	3308      	adds	r3, #8
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	b25b      	sxtb	r3, r3
 800382e:	613b      	str	r3, [r7, #16]
	            next_x = tx;
 8003830:	230f      	movs	r3, #15
 8003832:	18fb      	adds	r3, r7, r3
 8003834:	197a      	adds	r2, r7, r5
 8003836:	7812      	ldrb	r2, [r2, #0]
 8003838:	701a      	strb	r2, [r3, #0]
	            next_y = ty + 1;
 800383a:	193b      	adds	r3, r7, r4
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	3301      	adds	r3, #1
 8003840:	b2da      	uxtb	r2, r3
 8003842:	230e      	movs	r3, #14
 8003844:	18fb      	adds	r3, r7, r3
 8003846:	701a      	strb	r2, [r3, #0]
	            found_next = 1;
 8003848:	230d      	movs	r3, #13
 800384a:	18fb      	adds	r3, r7, r3
 800384c:	2201      	movs	r2, #1
 800384e:	701a      	strb	r2, [r3, #0]
	        }
	        // Right neighbor
	        if (tx < 15 && maze->cells[tx][ty].wallRight==0 && maze->cells[tx + 1][ty].visited==1 && maze->cells[tx + 1][ty].cost < min_cost)
 8003850:	2415      	movs	r4, #21
 8003852:	193b      	adds	r3, r7, r4
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	b25b      	sxtb	r3, r3
 8003858:	2b0e      	cmp	r3, #14
 800385a:	dc6a      	bgt.n	8003932 <flood_fill+0xbea>
 800385c:	193b      	adds	r3, r7, r4
 800385e:	2100      	movs	r1, #0
 8003860:	5659      	ldrsb	r1, [r3, r1]
 8003862:	2514      	movs	r5, #20
 8003864:	197b      	adds	r3, r7, r5
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	b25b      	sxtb	r3, r3
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	001a      	movs	r2, r3
 800386e:	00d2      	lsls	r2, r2, #3
 8003870:	18d2      	adds	r2, r2, r3
 8003872:	000b      	movs	r3, r1
 8003874:	005b      	lsls	r3, r3, #1
 8003876:	185b      	adds	r3, r3, r1
 8003878:	00d9      	lsls	r1, r3, #3
 800387a:	185b      	adds	r3, r3, r1
 800387c:	18d3      	adds	r3, r2, r3
 800387e:	18c3      	adds	r3, r0, r3
 8003880:	3301      	adds	r3, #1
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d154      	bne.n	8003932 <flood_fill+0xbea>
 8003888:	193b      	adds	r3, r7, r4
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	b25b      	sxtb	r3, r3
 800388e:	1c59      	adds	r1, r3, #1
 8003890:	197b      	adds	r3, r7, r5
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	b25b      	sxtb	r3, r3
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	001a      	movs	r2, r3
 800389a:	00d2      	lsls	r2, r2, #3
 800389c:	18d2      	adds	r2, r2, r3
 800389e:	000b      	movs	r3, r1
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	185b      	adds	r3, r3, r1
 80038a4:	00d9      	lsls	r1, r3, #3
 80038a6:	185b      	adds	r3, r3, r1
 80038a8:	18d3      	adds	r3, r2, r3
 80038aa:	18c3      	adds	r3, r0, r3
 80038ac:	3304      	adds	r3, #4
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d13e      	bne.n	8003932 <flood_fill+0xbea>
 80038b4:	193b      	adds	r3, r7, r4
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	b25b      	sxtb	r3, r3
 80038ba:	1c59      	adds	r1, r3, #1
 80038bc:	197b      	adds	r3, r7, r5
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	b25b      	sxtb	r3, r3
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	001a      	movs	r2, r3
 80038c6:	00d2      	lsls	r2, r2, #3
 80038c8:	18d2      	adds	r2, r2, r3
 80038ca:	000b      	movs	r3, r1
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	185b      	adds	r3, r3, r1
 80038d0:	00d9      	lsls	r1, r3, #3
 80038d2:	185b      	adds	r3, r3, r1
 80038d4:	18d3      	adds	r3, r2, r3
 80038d6:	18c3      	adds	r3, r0, r3
 80038d8:	3308      	adds	r3, #8
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	b25b      	sxtb	r3, r3
 80038de:	001a      	movs	r2, r3
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	4293      	cmp	r3, r2
 80038e4:	dd25      	ble.n	8003932 <flood_fill+0xbea>
	        {
	            min_cost = maze->cells[tx + 1][ty].cost;
 80038e6:	193b      	adds	r3, r7, r4
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	b25b      	sxtb	r3, r3
 80038ec:	1c59      	adds	r1, r3, #1
 80038ee:	197b      	adds	r3, r7, r5
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	b25b      	sxtb	r3, r3
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	001a      	movs	r2, r3
 80038f8:	00d2      	lsls	r2, r2, #3
 80038fa:	18d2      	adds	r2, r2, r3
 80038fc:	000b      	movs	r3, r1
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	185b      	adds	r3, r3, r1
 8003902:	00d9      	lsls	r1, r3, #3
 8003904:	185b      	adds	r3, r3, r1
 8003906:	18d3      	adds	r3, r2, r3
 8003908:	18c3      	adds	r3, r0, r3
 800390a:	3308      	adds	r3, #8
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	b25b      	sxtb	r3, r3
 8003910:	613b      	str	r3, [r7, #16]
	            next_x = tx + 1;
 8003912:	193b      	adds	r3, r7, r4
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	3301      	adds	r3, #1
 8003918:	b2da      	uxtb	r2, r3
 800391a:	230f      	movs	r3, #15
 800391c:	18fb      	adds	r3, r7, r3
 800391e:	701a      	strb	r2, [r3, #0]
	            next_y = ty;
 8003920:	230e      	movs	r3, #14
 8003922:	18fb      	adds	r3, r7, r3
 8003924:	197a      	adds	r2, r7, r5
 8003926:	7812      	ldrb	r2, [r2, #0]
 8003928:	701a      	strb	r2, [r3, #0]
	            found_next = 1;
 800392a:	230d      	movs	r3, #13
 800392c:	18fb      	adds	r3, r7, r3
 800392e:	2201      	movs	r2, #1
 8003930:	701a      	strb	r2, [r3, #0]
	        }
	        // Back neighbor (South)
	        if (ty > 0 && maze->cells[tx][ty].wallBack==0 && maze->cells[tx][ty - 1].visited==1 && maze->cells[tx][ty - 1].cost < min_cost)
 8003932:	2414      	movs	r4, #20
 8003934:	193b      	adds	r3, r7, r4
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	b25b      	sxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	dd6e      	ble.n	8003a1c <flood_fill+0xcd4>
 800393e:	2515      	movs	r5, #21
 8003940:	197b      	adds	r3, r7, r5
 8003942:	2100      	movs	r1, #0
 8003944:	5659      	ldrsb	r1, [r3, r1]
 8003946:	193b      	adds	r3, r7, r4
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	b25b      	sxtb	r3, r3
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	001a      	movs	r2, r3
 8003950:	00d2      	lsls	r2, r2, #3
 8003952:	18d2      	adds	r2, r2, r3
 8003954:	000b      	movs	r3, r1
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	185b      	adds	r3, r3, r1
 800395a:	00d9      	lsls	r1, r3, #3
 800395c:	185b      	adds	r3, r3, r1
 800395e:	18d3      	adds	r3, r2, r3
 8003960:	18c3      	adds	r3, r0, r3
 8003962:	3303      	adds	r3, #3
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d158      	bne.n	8003a1c <flood_fill+0xcd4>
 800396a:	197b      	adds	r3, r7, r5
 800396c:	2100      	movs	r1, #0
 800396e:	5659      	ldrsb	r1, [r3, r1]
 8003970:	193b      	adds	r3, r7, r4
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	b25b      	sxtb	r3, r3
 8003976:	3b01      	subs	r3, #1
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	001a      	movs	r2, r3
 800397c:	00d2      	lsls	r2, r2, #3
 800397e:	18d2      	adds	r2, r2, r3
 8003980:	000b      	movs	r3, r1
 8003982:	005b      	lsls	r3, r3, #1
 8003984:	185b      	adds	r3, r3, r1
 8003986:	00d9      	lsls	r1, r3, #3
 8003988:	185b      	adds	r3, r3, r1
 800398a:	18d3      	adds	r3, r2, r3
 800398c:	18c3      	adds	r3, r0, r3
 800398e:	3304      	adds	r3, #4
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d142      	bne.n	8003a1c <flood_fill+0xcd4>
 8003996:	197b      	adds	r3, r7, r5
 8003998:	2100      	movs	r1, #0
 800399a:	5659      	ldrsb	r1, [r3, r1]
 800399c:	193b      	adds	r3, r7, r4
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	b25b      	sxtb	r3, r3
 80039a2:	3b01      	subs	r3, #1
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	001a      	movs	r2, r3
 80039a8:	00d2      	lsls	r2, r2, #3
 80039aa:	18d2      	adds	r2, r2, r3
 80039ac:	000b      	movs	r3, r1
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	185b      	adds	r3, r3, r1
 80039b2:	00d9      	lsls	r1, r3, #3
 80039b4:	185b      	adds	r3, r3, r1
 80039b6:	18d3      	adds	r3, r2, r3
 80039b8:	18c3      	adds	r3, r0, r3
 80039ba:	3308      	adds	r3, #8
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	b25b      	sxtb	r3, r3
 80039c0:	001a      	movs	r2, r3
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	4293      	cmp	r3, r2
 80039c6:	dd29      	ble.n	8003a1c <flood_fill+0xcd4>
	        {
	            min_cost = maze->cells[tx][ty - 1].cost;
 80039c8:	197b      	adds	r3, r7, r5
 80039ca:	2100      	movs	r1, #0
 80039cc:	5659      	ldrsb	r1, [r3, r1]
 80039ce:	193b      	adds	r3, r7, r4
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	b25b      	sxtb	r3, r3
 80039d4:	3b01      	subs	r3, #1
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	001a      	movs	r2, r3
 80039da:	00d2      	lsls	r2, r2, #3
 80039dc:	18d2      	adds	r2, r2, r3
 80039de:	000b      	movs	r3, r1
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	185b      	adds	r3, r3, r1
 80039e4:	00d9      	lsls	r1, r3, #3
 80039e6:	185b      	adds	r3, r3, r1
 80039e8:	18d3      	adds	r3, r2, r3
 80039ea:	18c3      	adds	r3, r0, r3
 80039ec:	3308      	adds	r3, #8
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	b25b      	sxtb	r3, r3
 80039f2:	613b      	str	r3, [r7, #16]
	            next_x = tx;
 80039f4:	230f      	movs	r3, #15
 80039f6:	18fb      	adds	r3, r7, r3
 80039f8:	197a      	adds	r2, r7, r5
 80039fa:	7812      	ldrb	r2, [r2, #0]
 80039fc:	701a      	strb	r2, [r3, #0]
	            next_y = ty - 1;
 80039fe:	193b      	adds	r3, r7, r4
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	3b01      	subs	r3, #1
 8003a04:	b2da      	uxtb	r2, r3
 8003a06:	230e      	movs	r3, #14
 8003a08:	18fb      	adds	r3, r7, r3
 8003a0a:	701a      	strb	r2, [r3, #0]
	            found_next = 1;
 8003a0c:	230d      	movs	r3, #13
 8003a0e:	18fb      	adds	r3, r7, r3
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]
 8003a14:	e002      	b.n	8003a1c <flood_fill+0xcd4>
 8003a16:	46c0      	nop			@ (mov r8, r8)
 8003a18:	000003e7 	.word	0x000003e7
	        }

	        if (found_next==0)
 8003a1c:	230d      	movs	r3, #13
 8003a1e:	18fb      	adds	r3, r7, r3
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	b25b      	sxtb	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d04d      	beq.n	8003ac4 <flood_fill+0xd7c>
	            // log("No path found to destination!");
	            return;
	        }

	        // Move to next cell
	        tx = next_x;
 8003a28:	2115      	movs	r1, #21
 8003a2a:	187b      	adds	r3, r7, r1
 8003a2c:	220f      	movs	r2, #15
 8003a2e:	18ba      	adds	r2, r7, r2
 8003a30:	7812      	ldrb	r2, [r2, #0]
 8003a32:	701a      	strb	r2, [r3, #0]
	        ty = next_y;
 8003a34:	2014      	movs	r0, #20
 8003a36:	183b      	adds	r3, r7, r0
 8003a38:	220e      	movs	r2, #14
 8003a3a:	18ba      	adds	r2, r7, r2
 8003a3c:	7812      	ldrb	r2, [r2, #0]
 8003a3e:	701a      	strb	r2, [r3, #0]
	        maze->path[maze->plen][0] = tx;
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	23a2      	movs	r3, #162	@ 0xa2
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	56d3      	ldrsb	r3, [r2, r3]
 8003a48:	001a      	movs	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	3298      	adds	r2, #152	@ 0x98
 8003a4e:	0052      	lsls	r2, r2, #1
 8003a50:	1879      	adds	r1, r7, r1
 8003a52:	7809      	ldrb	r1, [r1, #0]
 8003a54:	54d1      	strb	r1, [r2, r3]
	        maze->path[maze->plen][1] = ty;
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	23a2      	movs	r3, #162	@ 0xa2
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	56d3      	ldrsb	r3, [r2, r3]
 8003a5e:	001a      	movs	r2, r3
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	2332      	movs	r3, #50	@ 0x32
 8003a64:	33ff      	adds	r3, #255	@ 0xff
 8003a66:	0052      	lsls	r2, r2, #1
 8003a68:	188a      	adds	r2, r1, r2
 8003a6a:	18d3      	adds	r3, r2, r3
 8003a6c:	183a      	adds	r2, r7, r0
 8003a6e:	7812      	ldrb	r2, [r2, #0]
 8003a70:	701a      	strb	r2, [r3, #0]
	        maze->plen++;
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	23a2      	movs	r3, #162	@ 0xa2
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	56d3      	ldrsb	r3, [r2, r3]
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	b259      	sxtb	r1, r3
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	23a2      	movs	r3, #162	@ 0xa2
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	54d1      	strb	r1, [r2, r3]

	        // Safety check
	        if (maze->plen >= path_len)
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	23a2      	movs	r3, #162	@ 0xa2
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	56d3      	ldrsb	r3, [r2, r3]
 8003a92:	2b09      	cmp	r3, #9
 8003a94:	dc18      	bgt.n	8003ac8 <flood_fill+0xd80>
	    while (!(tx == maze->dest[0] && ty == maze->dest[1]))
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	2397      	movs	r3, #151	@ 0x97
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	56d3      	ldrsb	r3, [r2, r3]
 8003a9e:	2215      	movs	r2, #21
 8003aa0:	18ba      	adds	r2, r7, r2
 8003aa2:	7812      	ldrb	r2, [r2, #0]
 8003aa4:	b252      	sxtb	r2, r2
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d000      	beq.n	8003aac <flood_fill+0xd64>
 8003aaa:	e5e2      	b.n	8003672 <flood_fill+0x92a>
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	2330      	movs	r3, #48	@ 0x30
 8003ab0:	33ff      	adds	r3, #255	@ 0xff
 8003ab2:	56d3      	ldrsb	r3, [r2, r3]
 8003ab4:	2214      	movs	r2, #20
 8003ab6:	18ba      	adds	r2, r7, r2
 8003ab8:	7812      	ldrb	r2, [r2, #0]
 8003aba:	b252      	sxtb	r2, r2
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d000      	beq.n	8003ac2 <flood_fill+0xd7a>
 8003ac0:	e5d7      	b.n	8003672 <flood_fill+0x92a>
 8003ac2:	e002      	b.n	8003aca <flood_fill+0xd82>
	            return;
 8003ac4:	46c0      	nop			@ (mov r8, r8)
 8003ac6:	e000      	b.n	8003aca <flood_fill+0xd82>
	        {
	            // log("Path too long, aborting");
	            return;
 8003ac8:	46c0      	nop			@ (mov r8, r8)
//
//            // move forward one step
//            move_forward(maze,sim_maze);
//        }

}
 8003aca:	46bd      	mov	sp, r7
 8003acc:	b007      	add	sp, #28
 8003ace:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ad0 <main>:
static void MX_GPIO_Init(void);
static void MX_RTC_Init(void);
static void MX_SPI1_Init(void);
static void MX_USART2_UART_Init(void);
int main(void)
{
 8003ad0:	b590      	push	{r4, r7, lr}
 8003ad2:	4c1a      	ldr	r4, [pc, #104]	@ (8003b3c <main+0x6c>)
 8003ad4:	44a5      	add	sp, r4
 8003ad6:	af00      	add	r7, sp, #0
  HAL_Init();
 8003ad8:	f000 fbca 	bl	8004270 <HAL_Init>
  SystemClock_Config();
 8003adc:	f000 f830 	bl	8003b40 <SystemClock_Config>
  MX_GPIO_Init();
 8003ae0:	f000 f9b0 	bl	8003e44 <MX_GPIO_Init>
  MX_RTC_Init();
 8003ae4:	f000 f8a6 	bl	8003c34 <MX_RTC_Init>
  MX_SPI1_Init();
 8003ae8:	f000 f944 	bl	8003d74 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003aec:	f000 f97a 	bl	8003de4 <MX_USART2_UART_Init>


  struct Maze sim_maze;
  Maze(&sim_maze,0,2);
 8003af0:	24a6      	movs	r4, #166	@ 0xa6
 8003af2:	0064      	lsls	r4, r4, #1
 8003af4:	193b      	adds	r3, r7, r4
 8003af6:	2202      	movs	r2, #2
 8003af8:	2100      	movs	r1, #0
 8003afa:	0018      	movs	r0, r3
 8003afc:	f7fc fcc0 	bl	8000480 <Maze>
  Maze_SIM(&sim_maze);
 8003b00:	193b      	adds	r3, r7, r4
 8003b02:	0018      	movs	r0, r3
 8003b04:	f7fc fd6e 	bl	80005e4 <Maze_SIM>

  struct Maze maze;
  Maze(&maze,0,2);
 8003b08:	1d3b      	adds	r3, r7, #4
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	2100      	movs	r1, #0
 8003b0e:	0018      	movs	r0, r3
 8003b10:	f7fc fcb6 	bl	8000480 <Maze>

  int a = 1;
 8003b14:	2301      	movs	r3, #1
 8003b16:	22a5      	movs	r2, #165	@ 0xa5
 8003b18:	0092      	lsls	r2, r2, #2
 8003b1a:	18ba      	adds	r2, r7, r2
 8003b1c:	6013      	str	r3, [r2, #0]
  DFS_explore(&maze,&sim_maze);
 8003b1e:	193a      	adds	r2, r7, r4
 8003b20:	1d3b      	adds	r3, r7, #4
 8003b22:	0011      	movs	r1, r2
 8003b24:	0018      	movs	r0, r3
 8003b26:	f7fe ff3a 	bl	800299e <DFS_explore>
  flood_fill(&maze,&sim_maze);
 8003b2a:	193a      	adds	r2, r7, r4
 8003b2c:	1d3b      	adds	r3, r7, #4
 8003b2e:	0011      	movs	r1, r2
 8003b30:	0018      	movs	r0, r3
 8003b32:	f7ff f909 	bl	8002d48 <flood_fill>


  while (1)
 8003b36:	46c0      	nop			@ (mov r8, r8)
 8003b38:	e7fd      	b.n	8003b36 <main+0x66>
 8003b3a:	46c0      	nop			@ (mov r8, r8)
 8003b3c:	fffffd64 	.word	0xfffffd64

08003b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003b40:	b590      	push	{r4, r7, lr}
 8003b42:	b09d      	sub	sp, #116	@ 0x74
 8003b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b46:	2438      	movs	r4, #56	@ 0x38
 8003b48:	193b      	adds	r3, r7, r4
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	2338      	movs	r3, #56	@ 0x38
 8003b4e:	001a      	movs	r2, r3
 8003b50:	2100      	movs	r1, #0
 8003b52:	f003 fbc3 	bl	80072dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b56:	2324      	movs	r3, #36	@ 0x24
 8003b58:	18fb      	adds	r3, r7, r3
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	2314      	movs	r3, #20
 8003b5e:	001a      	movs	r2, r3
 8003b60:	2100      	movs	r1, #0
 8003b62:	f003 fbbb 	bl	80072dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b66:	003b      	movs	r3, r7
 8003b68:	0018      	movs	r0, r3
 8003b6a:	2324      	movs	r3, #36	@ 0x24
 8003b6c:	001a      	movs	r2, r3
 8003b6e:	2100      	movs	r1, #0
 8003b70:	f003 fbb4 	bl	80072dc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b74:	4b2d      	ldr	r3, [pc, #180]	@ (8003c2c <SystemClock_Config+0xec>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a2d      	ldr	r2, [pc, #180]	@ (8003c30 <SystemClock_Config+0xf0>)
 8003b7a:	401a      	ands	r2, r3
 8003b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003c2c <SystemClock_Config+0xec>)
 8003b7e:	2180      	movs	r1, #128	@ 0x80
 8003b80:	0109      	lsls	r1, r1, #4
 8003b82:	430a      	orrs	r2, r1
 8003b84:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003b86:	0021      	movs	r1, r4
 8003b88:	187b      	adds	r3, r7, r1
 8003b8a:	220a      	movs	r2, #10
 8003b8c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003b8e:	187b      	adds	r3, r7, r1
 8003b90:	2201      	movs	r2, #1
 8003b92:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003b94:	187b      	adds	r3, r7, r1
 8003b96:	2210      	movs	r2, #16
 8003b98:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003b9a:	187b      	adds	r3, r7, r1
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ba0:	187b      	adds	r3, r7, r1
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003ba6:	187b      	adds	r3, r7, r1
 8003ba8:	2200      	movs	r2, #0
 8003baa:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8003bac:	187b      	adds	r3, r7, r1
 8003bae:	2280      	movs	r2, #128	@ 0x80
 8003bb0:	0312      	lsls	r2, r2, #12
 8003bb2:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8003bb4:	187b      	adds	r3, r7, r1
 8003bb6:	2280      	movs	r2, #128	@ 0x80
 8003bb8:	0412      	lsls	r2, r2, #16
 8003bba:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003bbc:	187b      	adds	r3, r7, r1
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f000 feee 	bl	80049a0 <HAL_RCC_OscConfig>
 8003bc4:	1e03      	subs	r3, r0, #0
 8003bc6:	d001      	beq.n	8003bcc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003bc8:	f000 f9ec 	bl	8003fa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003bcc:	2124      	movs	r1, #36	@ 0x24
 8003bce:	187b      	adds	r3, r7, r1
 8003bd0:	220f      	movs	r2, #15
 8003bd2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	2203      	movs	r2, #3
 8003bd8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003bda:	187b      	adds	r3, r7, r1
 8003bdc:	2200      	movs	r2, #0
 8003bde:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003be0:	187b      	adds	r3, r7, r1
 8003be2:	2200      	movs	r2, #0
 8003be4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003be6:	187b      	adds	r3, r7, r1
 8003be8:	2200      	movs	r2, #0
 8003bea:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003bec:	187b      	adds	r3, r7, r1
 8003bee:	2101      	movs	r1, #1
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f001 faa9 	bl	8005148 <HAL_RCC_ClockConfig>
 8003bf6:	1e03      	subs	r3, r0, #0
 8003bf8:	d001      	beq.n	8003bfe <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8003bfa:	f000 f9d3 	bl	8003fa4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8003bfe:	003b      	movs	r3, r7
 8003c00:	2222      	movs	r2, #34	@ 0x22
 8003c02:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003c04:	003b      	movs	r3, r7
 8003c06:	2200      	movs	r2, #0
 8003c08:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003c0a:	003b      	movs	r3, r7
 8003c0c:	2280      	movs	r2, #128	@ 0x80
 8003c0e:	0292      	lsls	r2, r2, #10
 8003c10:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c12:	003b      	movs	r3, r7
 8003c14:	0018      	movs	r0, r3
 8003c16:	f001 fc9b 	bl	8005550 <HAL_RCCEx_PeriphCLKConfig>
 8003c1a:	1e03      	subs	r3, r0, #0
 8003c1c:	d001      	beq.n	8003c22 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8003c1e:	f000 f9c1 	bl	8003fa4 <Error_Handler>
  }
}
 8003c22:	46c0      	nop			@ (mov r8, r8)
 8003c24:	46bd      	mov	sp, r7
 8003c26:	b01d      	add	sp, #116	@ 0x74
 8003c28:	bd90      	pop	{r4, r7, pc}
 8003c2a:	46c0      	nop			@ (mov r8, r8)
 8003c2c:	40007000 	.word	0x40007000
 8003c30:	ffffe7ff 	.word	0xffffe7ff

08003c34 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b090      	sub	sp, #64	@ 0x40
 8003c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003c3a:	232c      	movs	r3, #44	@ 0x2c
 8003c3c:	18fb      	adds	r3, r7, r3
 8003c3e:	0018      	movs	r0, r3
 8003c40:	2314      	movs	r3, #20
 8003c42:	001a      	movs	r2, r3
 8003c44:	2100      	movs	r1, #0
 8003c46:	f003 fb49 	bl	80072dc <memset>
  RTC_DateTypeDef sDate = {0};
 8003c4a:	2328      	movs	r3, #40	@ 0x28
 8003c4c:	18fb      	adds	r3, r7, r3
 8003c4e:	2200      	movs	r2, #0
 8003c50:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8003c52:	003b      	movs	r3, r7
 8003c54:	0018      	movs	r0, r3
 8003c56:	2328      	movs	r3, #40	@ 0x28
 8003c58:	001a      	movs	r2, r3
 8003c5a:	2100      	movs	r1, #0
 8003c5c:	f003 fb3e 	bl	80072dc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003c60:	4b41      	ldr	r3, [pc, #260]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003c62:	4a42      	ldr	r2, [pc, #264]	@ (8003d6c <MX_RTC_Init+0x138>)
 8003c64:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003c66:	4b40      	ldr	r3, [pc, #256]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8003c6c:	4b3e      	ldr	r3, [pc, #248]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003c6e:	221f      	movs	r2, #31
 8003c70:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 8003c72:	4b3d      	ldr	r3, [pc, #244]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003c74:	4a3e      	ldr	r2, [pc, #248]	@ (8003d70 <MX_RTC_Init+0x13c>)
 8003c76:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003c78:	4b3b      	ldr	r3, [pc, #236]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003c7e:	4b3a      	ldr	r3, [pc, #232]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003c84:	4b38      	ldr	r3, [pc, #224]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003c8a:	4b37      	ldr	r3, [pc, #220]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003c90:	4b35      	ldr	r3, [pc, #212]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003c92:	0018      	movs	r0, r3
 8003c94:	f001 fdb8 	bl	8005808 <HAL_RTC_Init>
 8003c98:	1e03      	subs	r3, r0, #0
 8003c9a:	d001      	beq.n	8003ca0 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8003c9c:	f000 f982 	bl	8003fa4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8003ca0:	212c      	movs	r1, #44	@ 0x2c
 8003ca2:	187b      	adds	r3, r7, r1
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8003ca8:	187b      	adds	r3, r7, r1
 8003caa:	2200      	movs	r2, #0
 8003cac:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8003cae:	187b      	adds	r3, r7, r1
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003cb4:	187b      	adds	r3, r7, r1
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003cba:	187b      	adds	r3, r7, r1
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003cc0:	1879      	adds	r1, r7, r1
 8003cc2:	4b29      	ldr	r3, [pc, #164]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f001 fe3a 	bl	8005940 <HAL_RTC_SetTime>
 8003ccc:	1e03      	subs	r3, r0, #0
 8003cce:	d001      	beq.n	8003cd4 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8003cd0:	f000 f968 	bl	8003fa4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003cd4:	2128      	movs	r1, #40	@ 0x28
 8003cd6:	187b      	adds	r3, r7, r1
 8003cd8:	2201      	movs	r2, #1
 8003cda:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003cdc:	187b      	adds	r3, r7, r1
 8003cde:	2201      	movs	r2, #1
 8003ce0:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8003ce2:	187b      	adds	r3, r7, r1
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8003ce8:	187b      	adds	r3, r7, r1
 8003cea:	2200      	movs	r2, #0
 8003cec:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003cee:	1879      	adds	r1, r7, r1
 8003cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	0018      	movs	r0, r3
 8003cf6:	f001 fecd 	bl	8005a94 <HAL_RTC_SetDate>
 8003cfa:	1e03      	subs	r3, r0, #0
 8003cfc:	d001      	beq.n	8003d02 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8003cfe:	f000 f951 	bl	8003fa4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8003d02:	003b      	movs	r3, r7
 8003d04:	2200      	movs	r2, #0
 8003d06:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8003d08:	003b      	movs	r3, r7
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8003d0e:	003b      	movs	r3, r7
 8003d10:	2200      	movs	r2, #0
 8003d12:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8003d14:	003b      	movs	r3, r7
 8003d16:	2200      	movs	r2, #0
 8003d18:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003d1a:	003b      	movs	r3, r7
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003d20:	003b      	movs	r3, r7
 8003d22:	2200      	movs	r2, #0
 8003d24:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003d26:	003b      	movs	r3, r7
 8003d28:	2200      	movs	r2, #0
 8003d2a:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8003d2c:	003b      	movs	r3, r7
 8003d2e:	22f0      	movs	r2, #240	@ 0xf0
 8003d30:	0512      	lsls	r2, r2, #20
 8003d32:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003d34:	003b      	movs	r3, r7
 8003d36:	2200      	movs	r2, #0
 8003d38:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8003d3a:	003b      	movs	r3, r7
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	2101      	movs	r1, #1
 8003d40:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8003d42:	003b      	movs	r3, r7
 8003d44:	2280      	movs	r2, #128	@ 0x80
 8003d46:	0052      	lsls	r2, r2, #1
 8003d48:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8003d4a:	0039      	movs	r1, r7
 8003d4c:	4b06      	ldr	r3, [pc, #24]	@ (8003d68 <MX_RTC_Init+0x134>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	0018      	movs	r0, r3
 8003d52:	f001 ff33 	bl	8005bbc <HAL_RTC_SetAlarm_IT>
 8003d56:	1e03      	subs	r3, r0, #0
 8003d58:	d001      	beq.n	8003d5e <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8003d5a:	f000 f923 	bl	8003fa4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003d5e:	46c0      	nop			@ (mov r8, r8)
 8003d60:	46bd      	mov	sp, r7
 8003d62:	b010      	add	sp, #64	@ 0x40
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	46c0      	nop			@ (mov r8, r8)
 8003d68:	20000028 	.word	0x20000028
 8003d6c:	40002800 	.word	0x40002800
 8003d70:	000003ff 	.word	0x000003ff

08003d74 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003d78:	4b18      	ldr	r3, [pc, #96]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003d7a:	4a19      	ldr	r2, [pc, #100]	@ (8003de0 <MX_SPI1_Init+0x6c>)
 8003d7c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003d7e:	4b17      	ldr	r3, [pc, #92]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003d80:	2282      	movs	r2, #130	@ 0x82
 8003d82:	0052      	lsls	r2, r2, #1
 8003d84:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003d86:	4b15      	ldr	r3, [pc, #84]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d8c:	4b13      	ldr	r3, [pc, #76]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d92:	4b12      	ldr	r3, [pc, #72]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d98:	4b10      	ldr	r3, [pc, #64]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003da0:	2280      	movs	r2, #128	@ 0x80
 8003da2:	0092      	lsls	r2, r2, #2
 8003da4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003da6:	4b0d      	ldr	r3, [pc, #52]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003da8:	2220      	movs	r2, #32
 8003daa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003dac:	4b0b      	ldr	r3, [pc, #44]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003db2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003db8:	4b08      	ldr	r3, [pc, #32]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003dbe:	4b07      	ldr	r3, [pc, #28]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003dc0:	2207      	movs	r2, #7
 8003dc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003dc4:	4b05      	ldr	r3, [pc, #20]	@ (8003ddc <MX_SPI1_Init+0x68>)
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	f002 f970 	bl	80060ac <HAL_SPI_Init>
 8003dcc:	1e03      	subs	r3, r0, #0
 8003dce:	d001      	beq.n	8003dd4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003dd0:	f000 f8e8 	bl	8003fa4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003dd4:	46c0      	nop			@ (mov r8, r8)
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	2000004c 	.word	0x2000004c
 8003de0:	40013000 	.word	0x40013000

08003de4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003de8:	4b14      	ldr	r3, [pc, #80]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003dea:	4a15      	ldr	r2, [pc, #84]	@ (8003e40 <MX_USART2_UART_Init+0x5c>)
 8003dec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003dee:	4b13      	ldr	r3, [pc, #76]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003df0:	22e1      	movs	r2, #225	@ 0xe1
 8003df2:	0252      	lsls	r2, r2, #9
 8003df4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003df6:	4b11      	ldr	r3, [pc, #68]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003e02:	4b0e      	ldr	r3, [pc, #56]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003e08:	4b0c      	ldr	r3, [pc, #48]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003e0a:	220c      	movs	r2, #12
 8003e0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e14:	4b09      	ldr	r3, [pc, #36]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003e1a:	4b08      	ldr	r3, [pc, #32]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003e20:	4b06      	ldr	r3, [pc, #24]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003e26:	4b05      	ldr	r3, [pc, #20]	@ (8003e3c <MX_USART2_UART_Init+0x58>)
 8003e28:	0018      	movs	r0, r3
 8003e2a:	f002 f9d3 	bl	80061d4 <HAL_UART_Init>
 8003e2e:	1e03      	subs	r3, r0, #0
 8003e30:	d001      	beq.n	8003e36 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003e32:	f000 f8b7 	bl	8003fa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003e36:	46c0      	nop			@ (mov r8, r8)
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	200000a4 	.word	0x200000a4
 8003e40:	40004400 	.word	0x40004400

08003e44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e44:	b590      	push	{r4, r7, lr}
 8003e46:	b08b      	sub	sp, #44	@ 0x2c
 8003e48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e4a:	2414      	movs	r4, #20
 8003e4c:	193b      	adds	r3, r7, r4
 8003e4e:	0018      	movs	r0, r3
 8003e50:	2314      	movs	r3, #20
 8003e52:	001a      	movs	r2, r3
 8003e54:	2100      	movs	r1, #0
 8003e56:	f003 fa41 	bl	80072dc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e5a:	4b4e      	ldr	r3, [pc, #312]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e5e:	4b4d      	ldr	r3, [pc, #308]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003e60:	2101      	movs	r1, #1
 8003e62:	430a      	orrs	r2, r1
 8003e64:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e66:	4b4b      	ldr	r3, [pc, #300]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]
 8003e70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e72:	4b48      	ldr	r3, [pc, #288]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e76:	4b47      	ldr	r3, [pc, #284]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003e78:	2102      	movs	r1, #2
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e7e:	4b45      	ldr	r3, [pc, #276]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e82:	2202      	movs	r2, #2
 8003e84:	4013      	ands	r3, r2
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e8a:	4b42      	ldr	r3, [pc, #264]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e8e:	4b41      	ldr	r3, [pc, #260]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003e90:	2104      	movs	r1, #4
 8003e92:	430a      	orrs	r2, r1
 8003e94:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e96:	4b3f      	ldr	r3, [pc, #252]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	60bb      	str	r3, [r7, #8]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ea2:	4b3c      	ldr	r3, [pc, #240]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ea6:	4b3b      	ldr	r3, [pc, #236]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003ea8:	2180      	movs	r1, #128	@ 0x80
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003eae:	4b39      	ldr	r3, [pc, #228]	@ (8003f94 <MX_GPIO_Init+0x150>)
 8003eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb2:	2280      	movs	r2, #128	@ 0x80
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	607b      	str	r3, [r7, #4]
 8003eb8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8003eba:	4937      	ldr	r1, [pc, #220]	@ (8003f98 <MX_GPIO_Init+0x154>)
 8003ebc:	23a0      	movs	r3, #160	@ 0xa0
 8003ebe:	05db      	lsls	r3, r3, #23
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	0018      	movs	r0, r3
 8003ec4:	f000 fd28 	bl	8004918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8003ec8:	4b34      	ldr	r3, [pc, #208]	@ (8003f9c <MX_GPIO_Init+0x158>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	2107      	movs	r1, #7
 8003ece:	0018      	movs	r0, r3
 8003ed0:	f000 fd22 	bl	8004918 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8003ed4:	193b      	adds	r3, r7, r4
 8003ed6:	4a30      	ldr	r2, [pc, #192]	@ (8003f98 <MX_GPIO_Init+0x154>)
 8003ed8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eda:	193b      	adds	r3, r7, r4
 8003edc:	2201      	movs	r2, #1
 8003ede:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee0:	193b      	adds	r3, r7, r4
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ee6:	193b      	adds	r3, r7, r4
 8003ee8:	2202      	movs	r2, #2
 8003eea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eec:	193a      	adds	r2, r7, r4
 8003eee:	23a0      	movs	r3, #160	@ 0xa0
 8003ef0:	05db      	lsls	r3, r3, #23
 8003ef2:	0011      	movs	r1, r2
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	f000 fb91 	bl	800461c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8003efa:	0021      	movs	r1, r4
 8003efc:	187b      	adds	r3, r7, r1
 8003efe:	2213      	movs	r2, #19
 8003f00:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f02:	187b      	adds	r3, r7, r1
 8003f04:	2288      	movs	r2, #136	@ 0x88
 8003f06:	0352      	lsls	r2, r2, #13
 8003f08:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0a:	187b      	adds	r3, r7, r1
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f10:	000c      	movs	r4, r1
 8003f12:	187b      	adds	r3, r7, r1
 8003f14:	4a22      	ldr	r2, [pc, #136]	@ (8003fa0 <MX_GPIO_Init+0x15c>)
 8003f16:	0019      	movs	r1, r3
 8003f18:	0010      	movs	r0, r2
 8003f1a:	f000 fb7f 	bl	800461c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8003f1e:	0021      	movs	r1, r4
 8003f20:	187b      	adds	r3, r7, r1
 8003f22:	2280      	movs	r2, #128	@ 0x80
 8003f24:	0192      	lsls	r2, r2, #6
 8003f26:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f28:	187b      	adds	r3, r7, r1
 8003f2a:	2288      	movs	r2, #136	@ 0x88
 8003f2c:	0352      	lsls	r2, r2, #13
 8003f2e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f30:	187b      	adds	r3, r7, r1
 8003f32:	2200      	movs	r2, #0
 8003f34:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8003f36:	000c      	movs	r4, r1
 8003f38:	187b      	adds	r3, r7, r1
 8003f3a:	4a18      	ldr	r2, [pc, #96]	@ (8003f9c <MX_GPIO_Init+0x158>)
 8003f3c:	0019      	movs	r1, r3
 8003f3e:	0010      	movs	r0, r2
 8003f40:	f000 fb6c 	bl	800461c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8003f44:	0021      	movs	r1, r4
 8003f46:	187b      	adds	r3, r7, r1
 8003f48:	2207      	movs	r2, #7
 8003f4a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f4c:	187b      	adds	r3, r7, r1
 8003f4e:	2201      	movs	r2, #1
 8003f50:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f52:	187b      	adds	r3, r7, r1
 8003f54:	2200      	movs	r2, #0
 8003f56:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f58:	187b      	adds	r3, r7, r1
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f5e:	187b      	adds	r3, r7, r1
 8003f60:	4a0e      	ldr	r2, [pc, #56]	@ (8003f9c <MX_GPIO_Init+0x158>)
 8003f62:	0019      	movs	r1, r3
 8003f64:	0010      	movs	r0, r2
 8003f66:	f000 fb59 	bl	800461c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	2100      	movs	r1, #0
 8003f6e:	2005      	movs	r0, #5
 8003f70:	f000 fa9a 	bl	80044a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003f74:	2005      	movs	r0, #5
 8003f76:	f000 faac 	bl	80044d2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	2007      	movs	r0, #7
 8003f80:	f000 fa92 	bl	80044a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003f84:	2007      	movs	r0, #7
 8003f86:	f000 faa4 	bl	80044d2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003f8a:	46c0      	nop			@ (mov r8, r8)
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	b00b      	add	sp, #44	@ 0x2c
 8003f90:	bd90      	pop	{r4, r7, pc}
 8003f92:	46c0      	nop			@ (mov r8, r8)
 8003f94:	40021000 	.word	0x40021000
 8003f98:	00009002 	.word	0x00009002
 8003f9c:	50000800 	.word	0x50000800
 8003fa0:	50000400 	.word	0x50000400

08003fa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003fa8:	b672      	cpsid	i
}
 8003faa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003fac:	46c0      	nop			@ (mov r8, r8)
 8003fae:	e7fd      	b.n	8003fac <Error_Handler+0x8>

08003fb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fb4:	4b07      	ldr	r3, [pc, #28]	@ (8003fd4 <HAL_MspInit+0x24>)
 8003fb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003fb8:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <HAL_MspInit+0x24>)
 8003fba:	2101      	movs	r1, #1
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fc0:	4b04      	ldr	r3, [pc, #16]	@ (8003fd4 <HAL_MspInit+0x24>)
 8003fc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fc4:	4b03      	ldr	r3, [pc, #12]	@ (8003fd4 <HAL_MspInit+0x24>)
 8003fc6:	2180      	movs	r1, #128	@ 0x80
 8003fc8:	0549      	lsls	r1, r1, #21
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fce:	46c0      	nop			@ (mov r8, r8)
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40021000 	.word	0x40021000

08003fd8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8004010 <HAL_RTC_MspInit+0x38>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d10e      	bne.n	8004008 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003fea:	4b0a      	ldr	r3, [pc, #40]	@ (8004014 <HAL_RTC_MspInit+0x3c>)
 8003fec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003fee:	4b09      	ldr	r3, [pc, #36]	@ (8004014 <HAL_RTC_MspInit+0x3c>)
 8003ff0:	2180      	movs	r1, #128	@ 0x80
 8003ff2:	02c9      	lsls	r1, r1, #11
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	2002      	movs	r0, #2
 8003ffe:	f000 fa53 	bl	80044a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8004002:	2002      	movs	r0, #2
 8004004:	f000 fa65 	bl	80044d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004008:	46c0      	nop			@ (mov r8, r8)
 800400a:	46bd      	mov	sp, r7
 800400c:	b002      	add	sp, #8
 800400e:	bd80      	pop	{r7, pc}
 8004010:	40002800 	.word	0x40002800
 8004014:	40021000 	.word	0x40021000

08004018 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004018:	b590      	push	{r4, r7, lr}
 800401a:	b08b      	sub	sp, #44	@ 0x2c
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004020:	2414      	movs	r4, #20
 8004022:	193b      	adds	r3, r7, r4
 8004024:	0018      	movs	r0, r3
 8004026:	2314      	movs	r3, #20
 8004028:	001a      	movs	r2, r3
 800402a:	2100      	movs	r1, #0
 800402c:	f003 f956 	bl	80072dc <memset>
  if(hspi->Instance==SPI1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a28      	ldr	r2, [pc, #160]	@ (80040d8 <HAL_SPI_MspInit+0xc0>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d14a      	bne.n	80040d0 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800403a:	4b28      	ldr	r3, [pc, #160]	@ (80040dc <HAL_SPI_MspInit+0xc4>)
 800403c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800403e:	4b27      	ldr	r3, [pc, #156]	@ (80040dc <HAL_SPI_MspInit+0xc4>)
 8004040:	2180      	movs	r1, #128	@ 0x80
 8004042:	0149      	lsls	r1, r1, #5
 8004044:	430a      	orrs	r2, r1
 8004046:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004048:	4b24      	ldr	r3, [pc, #144]	@ (80040dc <HAL_SPI_MspInit+0xc4>)
 800404a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800404c:	4b23      	ldr	r3, [pc, #140]	@ (80040dc <HAL_SPI_MspInit+0xc4>)
 800404e:	2102      	movs	r1, #2
 8004050:	430a      	orrs	r2, r1
 8004052:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004054:	4b21      	ldr	r3, [pc, #132]	@ (80040dc <HAL_SPI_MspInit+0xc4>)
 8004056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004058:	2202      	movs	r2, #2
 800405a:	4013      	ands	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
 800405e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004060:	4b1e      	ldr	r3, [pc, #120]	@ (80040dc <HAL_SPI_MspInit+0xc4>)
 8004062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004064:	4b1d      	ldr	r3, [pc, #116]	@ (80040dc <HAL_SPI_MspInit+0xc4>)
 8004066:	2101      	movs	r1, #1
 8004068:	430a      	orrs	r2, r1
 800406a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800406c:	4b1b      	ldr	r3, [pc, #108]	@ (80040dc <HAL_SPI_MspInit+0xc4>)
 800406e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004070:	2201      	movs	r2, #1
 8004072:	4013      	ands	r3, r2
 8004074:	60fb      	str	r3, [r7, #12]
 8004076:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8004078:	193b      	adds	r3, r7, r4
 800407a:	2208      	movs	r2, #8
 800407c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800407e:	193b      	adds	r3, r7, r4
 8004080:	2202      	movs	r2, #2
 8004082:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004084:	193b      	adds	r3, r7, r4
 8004086:	2200      	movs	r2, #0
 8004088:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800408a:	193b      	adds	r3, r7, r4
 800408c:	2203      	movs	r2, #3
 800408e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004090:	193b      	adds	r3, r7, r4
 8004092:	2200      	movs	r2, #0
 8004094:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8004096:	193b      	adds	r3, r7, r4
 8004098:	4a11      	ldr	r2, [pc, #68]	@ (80040e0 <HAL_SPI_MspInit+0xc8>)
 800409a:	0019      	movs	r1, r3
 800409c:	0010      	movs	r0, r2
 800409e:	f000 fabd 	bl	800461c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 80040a2:	0021      	movs	r1, r4
 80040a4:	187b      	adds	r3, r7, r1
 80040a6:	22c0      	movs	r2, #192	@ 0xc0
 80040a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040aa:	187b      	adds	r3, r7, r1
 80040ac:	2202      	movs	r2, #2
 80040ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b0:	187b      	adds	r3, r7, r1
 80040b2:	2200      	movs	r2, #0
 80040b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040b6:	187b      	adds	r3, r7, r1
 80040b8:	2203      	movs	r2, #3
 80040ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80040bc:	187b      	adds	r3, r7, r1
 80040be:	2200      	movs	r2, #0
 80040c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040c2:	187a      	adds	r2, r7, r1
 80040c4:	23a0      	movs	r3, #160	@ 0xa0
 80040c6:	05db      	lsls	r3, r3, #23
 80040c8:	0011      	movs	r1, r2
 80040ca:	0018      	movs	r0, r3
 80040cc:	f000 faa6 	bl	800461c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80040d0:	46c0      	nop			@ (mov r8, r8)
 80040d2:	46bd      	mov	sp, r7
 80040d4:	b00b      	add	sp, #44	@ 0x2c
 80040d6:	bd90      	pop	{r4, r7, pc}
 80040d8:	40013000 	.word	0x40013000
 80040dc:	40021000 	.word	0x40021000
 80040e0:	50000400 	.word	0x50000400

080040e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80040e4:	b590      	push	{r4, r7, lr}
 80040e6:	b089      	sub	sp, #36	@ 0x24
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040ec:	240c      	movs	r4, #12
 80040ee:	193b      	adds	r3, r7, r4
 80040f0:	0018      	movs	r0, r3
 80040f2:	2314      	movs	r3, #20
 80040f4:	001a      	movs	r2, r3
 80040f6:	2100      	movs	r1, #0
 80040f8:	f003 f8f0 	bl	80072dc <memset>
  if(huart->Instance==USART2)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a1c      	ldr	r2, [pc, #112]	@ (8004174 <HAL_UART_MspInit+0x90>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d131      	bne.n	800416a <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004106:	4b1c      	ldr	r3, [pc, #112]	@ (8004178 <HAL_UART_MspInit+0x94>)
 8004108:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800410a:	4b1b      	ldr	r3, [pc, #108]	@ (8004178 <HAL_UART_MspInit+0x94>)
 800410c:	2180      	movs	r1, #128	@ 0x80
 800410e:	0289      	lsls	r1, r1, #10
 8004110:	430a      	orrs	r2, r1
 8004112:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004114:	4b18      	ldr	r3, [pc, #96]	@ (8004178 <HAL_UART_MspInit+0x94>)
 8004116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004118:	4b17      	ldr	r3, [pc, #92]	@ (8004178 <HAL_UART_MspInit+0x94>)
 800411a:	2101      	movs	r1, #1
 800411c:	430a      	orrs	r2, r1
 800411e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004120:	4b15      	ldr	r3, [pc, #84]	@ (8004178 <HAL_UART_MspInit+0x94>)
 8004122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004124:	2201      	movs	r2, #1
 8004126:	4013      	ands	r3, r2
 8004128:	60bb      	str	r3, [r7, #8]
 800412a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800412c:	0021      	movs	r1, r4
 800412e:	187b      	adds	r3, r7, r1
 8004130:	220c      	movs	r2, #12
 8004132:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004134:	187b      	adds	r3, r7, r1
 8004136:	2202      	movs	r2, #2
 8004138:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800413a:	187b      	adds	r3, r7, r1
 800413c:	2200      	movs	r2, #0
 800413e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004140:	187b      	adds	r3, r7, r1
 8004142:	2203      	movs	r2, #3
 8004144:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8004146:	187b      	adds	r3, r7, r1
 8004148:	2204      	movs	r2, #4
 800414a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800414c:	187a      	adds	r2, r7, r1
 800414e:	23a0      	movs	r3, #160	@ 0xa0
 8004150:	05db      	lsls	r3, r3, #23
 8004152:	0011      	movs	r1, r2
 8004154:	0018      	movs	r0, r3
 8004156:	f000 fa61 	bl	800461c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800415a:	2200      	movs	r2, #0
 800415c:	2100      	movs	r1, #0
 800415e:	201c      	movs	r0, #28
 8004160:	f000 f9a2 	bl	80044a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004164:	201c      	movs	r0, #28
 8004166:	f000 f9b4 	bl	80044d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800416a:	46c0      	nop			@ (mov r8, r8)
 800416c:	46bd      	mov	sp, r7
 800416e:	b009      	add	sp, #36	@ 0x24
 8004170:	bd90      	pop	{r4, r7, pc}
 8004172:	46c0      	nop			@ (mov r8, r8)
 8004174:	40004400 	.word	0x40004400
 8004178:	40021000 	.word	0x40021000

0800417c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004180:	46c0      	nop			@ (mov r8, r8)
 8004182:	e7fd      	b.n	8004180 <NMI_Handler+0x4>

08004184 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004188:	46c0      	nop			@ (mov r8, r8)
 800418a:	e7fd      	b.n	8004188 <HardFault_Handler+0x4>

0800418c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004190:	46c0      	nop			@ (mov r8, r8)
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800419a:	46c0      	nop			@ (mov r8, r8)
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041a4:	f000 f8b8 	bl	8004318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041a8:	46c0      	nop			@ (mov r8, r8)
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80041b4:	4b03      	ldr	r3, [pc, #12]	@ (80041c4 <RTC_IRQHandler+0x14>)
 80041b6:	0018      	movs	r0, r3
 80041b8:	f001 fe62 	bl	8005e80 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80041bc:	46c0      	nop			@ (mov r8, r8)
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	46c0      	nop			@ (mov r8, r8)
 80041c4:	20000028 	.word	0x20000028

080041c8 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 80041cc:	2001      	movs	r0, #1
 80041ce:	f000 fbc1 	bl	8004954 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 80041d2:	2002      	movs	r0, #2
 80041d4:	f000 fbbe 	bl	8004954 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80041d8:	46c0      	nop			@ (mov r8, r8)
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 80041e2:	2010      	movs	r0, #16
 80041e4:	f000 fbb6 	bl	8004954 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 80041e8:	2380      	movs	r3, #128	@ 0x80
 80041ea:	019b      	lsls	r3, r3, #6
 80041ec:	0018      	movs	r0, r3
 80041ee:	f000 fbb1 	bl	8004954 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80041f2:	46c0      	nop			@ (mov r8, r8)
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80041fc:	4b03      	ldr	r3, [pc, #12]	@ (800420c <USART2_IRQHandler+0x14>)
 80041fe:	0018      	movs	r0, r3
 8004200:	f002 f83c 	bl	800627c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004204:	46c0      	nop			@ (mov r8, r8)
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	46c0      	nop			@ (mov r8, r8)
 800420c:	200000a4 	.word	0x200000a4

08004210 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004214:	46c0      	nop			@ (mov r8, r8)
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
	...

0800421c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800421c:	480d      	ldr	r0, [pc, #52]	@ (8004254 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800421e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004220:	f7ff fff6 	bl	8004210 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004224:	480c      	ldr	r0, [pc, #48]	@ (8004258 <LoopForever+0x6>)
  ldr r1, =_edata
 8004226:	490d      	ldr	r1, [pc, #52]	@ (800425c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004228:	4a0d      	ldr	r2, [pc, #52]	@ (8004260 <LoopForever+0xe>)
  movs r3, #0
 800422a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800422c:	e002      	b.n	8004234 <LoopCopyDataInit>

0800422e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800422e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004232:	3304      	adds	r3, #4

08004234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004238:	d3f9      	bcc.n	800422e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800423a:	4a0a      	ldr	r2, [pc, #40]	@ (8004264 <LoopForever+0x12>)
  ldr r4, =_ebss
 800423c:	4c0a      	ldr	r4, [pc, #40]	@ (8004268 <LoopForever+0x16>)
  movs r3, #0
 800423e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004240:	e001      	b.n	8004246 <LoopFillZerobss>

08004242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004244:	3204      	adds	r2, #4

08004246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004248:	d3fb      	bcc.n	8004242 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800424a:	f003 f84f 	bl	80072ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800424e:	f7ff fc3f 	bl	8003ad0 <main>

08004252 <LoopForever>:

LoopForever:
    b LoopForever
 8004252:	e7fe      	b.n	8004252 <LoopForever>
   ldr   r0, =_estack
 8004254:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8004258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800425c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8004260:	080073c8 	.word	0x080073c8
  ldr r2, =_sbss
 8004264:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8004268:	20000130 	.word	0x20000130

0800426c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800426c:	e7fe      	b.n	800426c <ADC1_COMP_IRQHandler>
	...

08004270 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004276:	1dfb      	adds	r3, r7, #7
 8004278:	2200      	movs	r2, #0
 800427a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800427c:	4b0b      	ldr	r3, [pc, #44]	@ (80042ac <HAL_Init+0x3c>)
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	4b0a      	ldr	r3, [pc, #40]	@ (80042ac <HAL_Init+0x3c>)
 8004282:	2140      	movs	r1, #64	@ 0x40
 8004284:	430a      	orrs	r2, r1
 8004286:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004288:	2000      	movs	r0, #0
 800428a:	f000 f811 	bl	80042b0 <HAL_InitTick>
 800428e:	1e03      	subs	r3, r0, #0
 8004290:	d003      	beq.n	800429a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004292:	1dfb      	adds	r3, r7, #7
 8004294:	2201      	movs	r2, #1
 8004296:	701a      	strb	r2, [r3, #0]
 8004298:	e001      	b.n	800429e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800429a:	f7ff fe89 	bl	8003fb0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800429e:	1dfb      	adds	r3, r7, #7
 80042a0:	781b      	ldrb	r3, [r3, #0]
}
 80042a2:	0018      	movs	r0, r3
 80042a4:	46bd      	mov	sp, r7
 80042a6:	b002      	add	sp, #8
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	46c0      	nop			@ (mov r8, r8)
 80042ac:	40022000 	.word	0x40022000

080042b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042b0:	b590      	push	{r4, r7, lr}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80042b8:	4b14      	ldr	r3, [pc, #80]	@ (800430c <HAL_InitTick+0x5c>)
 80042ba:	681c      	ldr	r4, [r3, #0]
 80042bc:	4b14      	ldr	r3, [pc, #80]	@ (8004310 <HAL_InitTick+0x60>)
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	0019      	movs	r1, r3
 80042c2:	23fa      	movs	r3, #250	@ 0xfa
 80042c4:	0098      	lsls	r0, r3, #2
 80042c6:	f7fb ff1f 	bl	8000108 <__udivsi3>
 80042ca:	0003      	movs	r3, r0
 80042cc:	0019      	movs	r1, r3
 80042ce:	0020      	movs	r0, r4
 80042d0:	f7fb ff1a 	bl	8000108 <__udivsi3>
 80042d4:	0003      	movs	r3, r0
 80042d6:	0018      	movs	r0, r3
 80042d8:	f000 f90b 	bl	80044f2 <HAL_SYSTICK_Config>
 80042dc:	1e03      	subs	r3, r0, #0
 80042de:	d001      	beq.n	80042e4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e00f      	b.n	8004304 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2b03      	cmp	r3, #3
 80042e8:	d80b      	bhi.n	8004302 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042ea:	6879      	ldr	r1, [r7, #4]
 80042ec:	2301      	movs	r3, #1
 80042ee:	425b      	negs	r3, r3
 80042f0:	2200      	movs	r2, #0
 80042f2:	0018      	movs	r0, r3
 80042f4:	f000 f8d8 	bl	80044a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80042f8:	4b06      	ldr	r3, [pc, #24]	@ (8004314 <HAL_InitTick+0x64>)
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	e000      	b.n	8004304 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
}
 8004304:	0018      	movs	r0, r3
 8004306:	46bd      	mov	sp, r7
 8004308:	b003      	add	sp, #12
 800430a:	bd90      	pop	{r4, r7, pc}
 800430c:	20000000 	.word	0x20000000
 8004310:	20000008 	.word	0x20000008
 8004314:	20000004 	.word	0x20000004

08004318 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800431c:	4b05      	ldr	r3, [pc, #20]	@ (8004334 <HAL_IncTick+0x1c>)
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	001a      	movs	r2, r3
 8004322:	4b05      	ldr	r3, [pc, #20]	@ (8004338 <HAL_IncTick+0x20>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	18d2      	adds	r2, r2, r3
 8004328:	4b03      	ldr	r3, [pc, #12]	@ (8004338 <HAL_IncTick+0x20>)
 800432a:	601a      	str	r2, [r3, #0]
}
 800432c:	46c0      	nop			@ (mov r8, r8)
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	46c0      	nop			@ (mov r8, r8)
 8004334:	20000008 	.word	0x20000008
 8004338:	2000012c 	.word	0x2000012c

0800433c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
  return uwTick;
 8004340:	4b02      	ldr	r3, [pc, #8]	@ (800434c <HAL_GetTick+0x10>)
 8004342:	681b      	ldr	r3, [r3, #0]
}
 8004344:	0018      	movs	r0, r3
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	46c0      	nop			@ (mov r8, r8)
 800434c:	2000012c 	.word	0x2000012c

08004350 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	0002      	movs	r2, r0
 8004358:	1dfb      	adds	r3, r7, #7
 800435a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800435c:	1dfb      	adds	r3, r7, #7
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	2b7f      	cmp	r3, #127	@ 0x7f
 8004362:	d809      	bhi.n	8004378 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004364:	1dfb      	adds	r3, r7, #7
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	001a      	movs	r2, r3
 800436a:	231f      	movs	r3, #31
 800436c:	401a      	ands	r2, r3
 800436e:	4b04      	ldr	r3, [pc, #16]	@ (8004380 <__NVIC_EnableIRQ+0x30>)
 8004370:	2101      	movs	r1, #1
 8004372:	4091      	lsls	r1, r2
 8004374:	000a      	movs	r2, r1
 8004376:	601a      	str	r2, [r3, #0]
  }
}
 8004378:	46c0      	nop			@ (mov r8, r8)
 800437a:	46bd      	mov	sp, r7
 800437c:	b002      	add	sp, #8
 800437e:	bd80      	pop	{r7, pc}
 8004380:	e000e100 	.word	0xe000e100

08004384 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004384:	b590      	push	{r4, r7, lr}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	0002      	movs	r2, r0
 800438c:	6039      	str	r1, [r7, #0]
 800438e:	1dfb      	adds	r3, r7, #7
 8004390:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004392:	1dfb      	adds	r3, r7, #7
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	2b7f      	cmp	r3, #127	@ 0x7f
 8004398:	d828      	bhi.n	80043ec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800439a:	4a2f      	ldr	r2, [pc, #188]	@ (8004458 <__NVIC_SetPriority+0xd4>)
 800439c:	1dfb      	adds	r3, r7, #7
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	b25b      	sxtb	r3, r3
 80043a2:	089b      	lsrs	r3, r3, #2
 80043a4:	33c0      	adds	r3, #192	@ 0xc0
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	589b      	ldr	r3, [r3, r2]
 80043aa:	1dfa      	adds	r2, r7, #7
 80043ac:	7812      	ldrb	r2, [r2, #0]
 80043ae:	0011      	movs	r1, r2
 80043b0:	2203      	movs	r2, #3
 80043b2:	400a      	ands	r2, r1
 80043b4:	00d2      	lsls	r2, r2, #3
 80043b6:	21ff      	movs	r1, #255	@ 0xff
 80043b8:	4091      	lsls	r1, r2
 80043ba:	000a      	movs	r2, r1
 80043bc:	43d2      	mvns	r2, r2
 80043be:	401a      	ands	r2, r3
 80043c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	019b      	lsls	r3, r3, #6
 80043c6:	22ff      	movs	r2, #255	@ 0xff
 80043c8:	401a      	ands	r2, r3
 80043ca:	1dfb      	adds	r3, r7, #7
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	0018      	movs	r0, r3
 80043d0:	2303      	movs	r3, #3
 80043d2:	4003      	ands	r3, r0
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043d8:	481f      	ldr	r0, [pc, #124]	@ (8004458 <__NVIC_SetPriority+0xd4>)
 80043da:	1dfb      	adds	r3, r7, #7
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	b25b      	sxtb	r3, r3
 80043e0:	089b      	lsrs	r3, r3, #2
 80043e2:	430a      	orrs	r2, r1
 80043e4:	33c0      	adds	r3, #192	@ 0xc0
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80043ea:	e031      	b.n	8004450 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043ec:	4a1b      	ldr	r2, [pc, #108]	@ (800445c <__NVIC_SetPriority+0xd8>)
 80043ee:	1dfb      	adds	r3, r7, #7
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	0019      	movs	r1, r3
 80043f4:	230f      	movs	r3, #15
 80043f6:	400b      	ands	r3, r1
 80043f8:	3b08      	subs	r3, #8
 80043fa:	089b      	lsrs	r3, r3, #2
 80043fc:	3306      	adds	r3, #6
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	18d3      	adds	r3, r2, r3
 8004402:	3304      	adds	r3, #4
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	1dfa      	adds	r2, r7, #7
 8004408:	7812      	ldrb	r2, [r2, #0]
 800440a:	0011      	movs	r1, r2
 800440c:	2203      	movs	r2, #3
 800440e:	400a      	ands	r2, r1
 8004410:	00d2      	lsls	r2, r2, #3
 8004412:	21ff      	movs	r1, #255	@ 0xff
 8004414:	4091      	lsls	r1, r2
 8004416:	000a      	movs	r2, r1
 8004418:	43d2      	mvns	r2, r2
 800441a:	401a      	ands	r2, r3
 800441c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	019b      	lsls	r3, r3, #6
 8004422:	22ff      	movs	r2, #255	@ 0xff
 8004424:	401a      	ands	r2, r3
 8004426:	1dfb      	adds	r3, r7, #7
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	0018      	movs	r0, r3
 800442c:	2303      	movs	r3, #3
 800442e:	4003      	ands	r3, r0
 8004430:	00db      	lsls	r3, r3, #3
 8004432:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004434:	4809      	ldr	r0, [pc, #36]	@ (800445c <__NVIC_SetPriority+0xd8>)
 8004436:	1dfb      	adds	r3, r7, #7
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	001c      	movs	r4, r3
 800443c:	230f      	movs	r3, #15
 800443e:	4023      	ands	r3, r4
 8004440:	3b08      	subs	r3, #8
 8004442:	089b      	lsrs	r3, r3, #2
 8004444:	430a      	orrs	r2, r1
 8004446:	3306      	adds	r3, #6
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	18c3      	adds	r3, r0, r3
 800444c:	3304      	adds	r3, #4
 800444e:	601a      	str	r2, [r3, #0]
}
 8004450:	46c0      	nop			@ (mov r8, r8)
 8004452:	46bd      	mov	sp, r7
 8004454:	b003      	add	sp, #12
 8004456:	bd90      	pop	{r4, r7, pc}
 8004458:	e000e100 	.word	0xe000e100
 800445c:	e000ed00 	.word	0xe000ed00

08004460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	1e5a      	subs	r2, r3, #1
 800446c:	2380      	movs	r3, #128	@ 0x80
 800446e:	045b      	lsls	r3, r3, #17
 8004470:	429a      	cmp	r2, r3
 8004472:	d301      	bcc.n	8004478 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004474:	2301      	movs	r3, #1
 8004476:	e010      	b.n	800449a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004478:	4b0a      	ldr	r3, [pc, #40]	@ (80044a4 <SysTick_Config+0x44>)
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	3a01      	subs	r2, #1
 800447e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004480:	2301      	movs	r3, #1
 8004482:	425b      	negs	r3, r3
 8004484:	2103      	movs	r1, #3
 8004486:	0018      	movs	r0, r3
 8004488:	f7ff ff7c 	bl	8004384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800448c:	4b05      	ldr	r3, [pc, #20]	@ (80044a4 <SysTick_Config+0x44>)
 800448e:	2200      	movs	r2, #0
 8004490:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004492:	4b04      	ldr	r3, [pc, #16]	@ (80044a4 <SysTick_Config+0x44>)
 8004494:	2207      	movs	r2, #7
 8004496:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004498:	2300      	movs	r3, #0
}
 800449a:	0018      	movs	r0, r3
 800449c:	46bd      	mov	sp, r7
 800449e:	b002      	add	sp, #8
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	46c0      	nop			@ (mov r8, r8)
 80044a4:	e000e010 	.word	0xe000e010

080044a8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60b9      	str	r1, [r7, #8]
 80044b0:	607a      	str	r2, [r7, #4]
 80044b2:	210f      	movs	r1, #15
 80044b4:	187b      	adds	r3, r7, r1
 80044b6:	1c02      	adds	r2, r0, #0
 80044b8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80044ba:	68ba      	ldr	r2, [r7, #8]
 80044bc:	187b      	adds	r3, r7, r1
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	b25b      	sxtb	r3, r3
 80044c2:	0011      	movs	r1, r2
 80044c4:	0018      	movs	r0, r3
 80044c6:	f7ff ff5d 	bl	8004384 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80044ca:	46c0      	nop			@ (mov r8, r8)
 80044cc:	46bd      	mov	sp, r7
 80044ce:	b004      	add	sp, #16
 80044d0:	bd80      	pop	{r7, pc}

080044d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044d2:	b580      	push	{r7, lr}
 80044d4:	b082      	sub	sp, #8
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	0002      	movs	r2, r0
 80044da:	1dfb      	adds	r3, r7, #7
 80044dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044de:	1dfb      	adds	r3, r7, #7
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	b25b      	sxtb	r3, r3
 80044e4:	0018      	movs	r0, r3
 80044e6:	f7ff ff33 	bl	8004350 <__NVIC_EnableIRQ>
}
 80044ea:	46c0      	nop			@ (mov r8, r8)
 80044ec:	46bd      	mov	sp, r7
 80044ee:	b002      	add	sp, #8
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	b082      	sub	sp, #8
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	0018      	movs	r0, r3
 80044fe:	f7ff ffaf 	bl	8004460 <SysTick_Config>
 8004502:	0003      	movs	r3, r0
}
 8004504:	0018      	movs	r0, r3
 8004506:	46bd      	mov	sp, r7
 8004508:	b002      	add	sp, #8
 800450a:	bd80      	pop	{r7, pc}

0800450c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004514:	230f      	movs	r3, #15
 8004516:	18fb      	adds	r3, r7, r3
 8004518:	2200      	movs	r2, #0
 800451a:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2225      	movs	r2, #37	@ 0x25
 8004520:	5c9b      	ldrb	r3, [r3, r2]
 8004522:	b2db      	uxtb	r3, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d008      	beq.n	800453a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2204      	movs	r2, #4
 800452c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2224      	movs	r2, #36	@ 0x24
 8004532:	2100      	movs	r1, #0
 8004534:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e024      	b.n	8004584 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	210e      	movs	r1, #14
 8004546:	438a      	bics	r2, r1
 8004548:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2101      	movs	r1, #1
 8004556:	438a      	bics	r2, r1
 8004558:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800455e:	221c      	movs	r2, #28
 8004560:	401a      	ands	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	2101      	movs	r1, #1
 8004568:	4091      	lsls	r1, r2
 800456a:	000a      	movs	r2, r1
 800456c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2225      	movs	r2, #37	@ 0x25
 8004572:	2101      	movs	r1, #1
 8004574:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2224      	movs	r2, #36	@ 0x24
 800457a:	2100      	movs	r1, #0
 800457c:	5499      	strb	r1, [r3, r2]

    return status;
 800457e:	230f      	movs	r3, #15
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	781b      	ldrb	r3, [r3, #0]
  }
}
 8004584:	0018      	movs	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	b004      	add	sp, #16
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004594:	210f      	movs	r1, #15
 8004596:	187b      	adds	r3, r7, r1
 8004598:	2200      	movs	r2, #0
 800459a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2225      	movs	r2, #37	@ 0x25
 80045a0:	5c9b      	ldrb	r3, [r3, r2]
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d006      	beq.n	80045b6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2204      	movs	r2, #4
 80045ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80045ae:	187b      	adds	r3, r7, r1
 80045b0:	2201      	movs	r2, #1
 80045b2:	701a      	strb	r2, [r3, #0]
 80045b4:	e02a      	b.n	800460c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	210e      	movs	r1, #14
 80045c2:	438a      	bics	r2, r1
 80045c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2101      	movs	r1, #1
 80045d2:	438a      	bics	r2, r1
 80045d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045da:	221c      	movs	r2, #28
 80045dc:	401a      	ands	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	2101      	movs	r1, #1
 80045e4:	4091      	lsls	r1, r2
 80045e6:	000a      	movs	r2, r1
 80045e8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2225      	movs	r2, #37	@ 0x25
 80045ee:	2101      	movs	r1, #1
 80045f0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2224      	movs	r2, #36	@ 0x24
 80045f6:	2100      	movs	r1, #0
 80045f8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d004      	beq.n	800460c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	0010      	movs	r0, r2
 800460a:	4798      	blx	r3
    }
  }
  return status;
 800460c:	230f      	movs	r3, #15
 800460e:	18fb      	adds	r3, r7, r3
 8004610:	781b      	ldrb	r3, [r3, #0]
}
 8004612:	0018      	movs	r0, r3
 8004614:	46bd      	mov	sp, r7
 8004616:	b004      	add	sp, #16
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004626:	2300      	movs	r3, #0
 8004628:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800462a:	2300      	movs	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800462e:	2300      	movs	r3, #0
 8004630:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004632:	e155      	b.n	80048e0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2101      	movs	r1, #1
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	4091      	lsls	r1, r2
 800463e:	000a      	movs	r2, r1
 8004640:	4013      	ands	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d100      	bne.n	800464c <HAL_GPIO_Init+0x30>
 800464a:	e146      	b.n	80048da <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	2203      	movs	r2, #3
 8004652:	4013      	ands	r3, r2
 8004654:	2b01      	cmp	r3, #1
 8004656:	d005      	beq.n	8004664 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	2203      	movs	r2, #3
 800465e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004660:	2b02      	cmp	r3, #2
 8004662:	d130      	bne.n	80046c6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	2203      	movs	r2, #3
 8004670:	409a      	lsls	r2, r3
 8004672:	0013      	movs	r3, r2
 8004674:	43da      	mvns	r2, r3
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4013      	ands	r3, r2
 800467a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	68da      	ldr	r2, [r3, #12]
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	409a      	lsls	r2, r3
 8004686:	0013      	movs	r3, r2
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	4313      	orrs	r3, r2
 800468c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800469a:	2201      	movs	r2, #1
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	409a      	lsls	r2, r3
 80046a0:	0013      	movs	r3, r2
 80046a2:	43da      	mvns	r2, r3
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	4013      	ands	r3, r2
 80046a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	091b      	lsrs	r3, r3, #4
 80046b0:	2201      	movs	r2, #1
 80046b2:	401a      	ands	r2, r3
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	409a      	lsls	r2, r3
 80046b8:	0013      	movs	r3, r2
 80046ba:	693a      	ldr	r2, [r7, #16]
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	2203      	movs	r2, #3
 80046cc:	4013      	ands	r3, r2
 80046ce:	2b03      	cmp	r3, #3
 80046d0:	d017      	beq.n	8004702 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	2203      	movs	r2, #3
 80046de:	409a      	lsls	r2, r3
 80046e0:	0013      	movs	r3, r2
 80046e2:	43da      	mvns	r2, r3
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	4013      	ands	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	689a      	ldr	r2, [r3, #8]
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	005b      	lsls	r3, r3, #1
 80046f2:	409a      	lsls	r2, r3
 80046f4:	0013      	movs	r3, r2
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	2203      	movs	r2, #3
 8004708:	4013      	ands	r3, r2
 800470a:	2b02      	cmp	r3, #2
 800470c:	d123      	bne.n	8004756 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	08da      	lsrs	r2, r3, #3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3208      	adds	r2, #8
 8004716:	0092      	lsls	r2, r2, #2
 8004718:	58d3      	ldr	r3, [r2, r3]
 800471a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	2207      	movs	r2, #7
 8004720:	4013      	ands	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	220f      	movs	r2, #15
 8004726:	409a      	lsls	r2, r3
 8004728:	0013      	movs	r3, r2
 800472a:	43da      	mvns	r2, r3
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	4013      	ands	r3, r2
 8004730:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	691a      	ldr	r2, [r3, #16]
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	2107      	movs	r1, #7
 800473a:	400b      	ands	r3, r1
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	409a      	lsls	r2, r3
 8004740:	0013      	movs	r3, r2
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	4313      	orrs	r3, r2
 8004746:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	08da      	lsrs	r2, r3, #3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3208      	adds	r2, #8
 8004750:	0092      	lsls	r2, r2, #2
 8004752:	6939      	ldr	r1, [r7, #16]
 8004754:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	005b      	lsls	r3, r3, #1
 8004760:	2203      	movs	r2, #3
 8004762:	409a      	lsls	r2, r3
 8004764:	0013      	movs	r3, r2
 8004766:	43da      	mvns	r2, r3
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	4013      	ands	r3, r2
 800476c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	2203      	movs	r2, #3
 8004774:	401a      	ands	r2, r3
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	005b      	lsls	r3, r3, #1
 800477a:	409a      	lsls	r2, r3
 800477c:	0013      	movs	r3, r2
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	693a      	ldr	r2, [r7, #16]
 8004788:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	23c0      	movs	r3, #192	@ 0xc0
 8004790:	029b      	lsls	r3, r3, #10
 8004792:	4013      	ands	r3, r2
 8004794:	d100      	bne.n	8004798 <HAL_GPIO_Init+0x17c>
 8004796:	e0a0      	b.n	80048da <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004798:	4b57      	ldr	r3, [pc, #348]	@ (80048f8 <HAL_GPIO_Init+0x2dc>)
 800479a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800479c:	4b56      	ldr	r3, [pc, #344]	@ (80048f8 <HAL_GPIO_Init+0x2dc>)
 800479e:	2101      	movs	r1, #1
 80047a0:	430a      	orrs	r2, r1
 80047a2:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80047a4:	4a55      	ldr	r2, [pc, #340]	@ (80048fc <HAL_GPIO_Init+0x2e0>)
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	089b      	lsrs	r3, r3, #2
 80047aa:	3302      	adds	r3, #2
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	589b      	ldr	r3, [r3, r2]
 80047b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	2203      	movs	r2, #3
 80047b6:	4013      	ands	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	220f      	movs	r2, #15
 80047bc:	409a      	lsls	r2, r3
 80047be:	0013      	movs	r3, r2
 80047c0:	43da      	mvns	r2, r3
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	4013      	ands	r3, r2
 80047c6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	23a0      	movs	r3, #160	@ 0xa0
 80047cc:	05db      	lsls	r3, r3, #23
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d01f      	beq.n	8004812 <HAL_GPIO_Init+0x1f6>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a4a      	ldr	r2, [pc, #296]	@ (8004900 <HAL_GPIO_Init+0x2e4>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d019      	beq.n	800480e <HAL_GPIO_Init+0x1f2>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a49      	ldr	r2, [pc, #292]	@ (8004904 <HAL_GPIO_Init+0x2e8>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d013      	beq.n	800480a <HAL_GPIO_Init+0x1ee>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a48      	ldr	r2, [pc, #288]	@ (8004908 <HAL_GPIO_Init+0x2ec>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d00d      	beq.n	8004806 <HAL_GPIO_Init+0x1ea>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a47      	ldr	r2, [pc, #284]	@ (800490c <HAL_GPIO_Init+0x2f0>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d007      	beq.n	8004802 <HAL_GPIO_Init+0x1e6>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a46      	ldr	r2, [pc, #280]	@ (8004910 <HAL_GPIO_Init+0x2f4>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d101      	bne.n	80047fe <HAL_GPIO_Init+0x1e2>
 80047fa:	2305      	movs	r3, #5
 80047fc:	e00a      	b.n	8004814 <HAL_GPIO_Init+0x1f8>
 80047fe:	2306      	movs	r3, #6
 8004800:	e008      	b.n	8004814 <HAL_GPIO_Init+0x1f8>
 8004802:	2304      	movs	r3, #4
 8004804:	e006      	b.n	8004814 <HAL_GPIO_Init+0x1f8>
 8004806:	2303      	movs	r3, #3
 8004808:	e004      	b.n	8004814 <HAL_GPIO_Init+0x1f8>
 800480a:	2302      	movs	r3, #2
 800480c:	e002      	b.n	8004814 <HAL_GPIO_Init+0x1f8>
 800480e:	2301      	movs	r3, #1
 8004810:	e000      	b.n	8004814 <HAL_GPIO_Init+0x1f8>
 8004812:	2300      	movs	r3, #0
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	2103      	movs	r1, #3
 8004818:	400a      	ands	r2, r1
 800481a:	0092      	lsls	r2, r2, #2
 800481c:	4093      	lsls	r3, r2
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	4313      	orrs	r3, r2
 8004822:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004824:	4935      	ldr	r1, [pc, #212]	@ (80048fc <HAL_GPIO_Init+0x2e0>)
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	089b      	lsrs	r3, r3, #2
 800482a:	3302      	adds	r3, #2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004832:	4b38      	ldr	r3, [pc, #224]	@ (8004914 <HAL_GPIO_Init+0x2f8>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	43da      	mvns	r2, r3
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	4013      	ands	r3, r2
 8004840:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685a      	ldr	r2, [r3, #4]
 8004846:	2380      	movs	r3, #128	@ 0x80
 8004848:	035b      	lsls	r3, r3, #13
 800484a:	4013      	ands	r3, r2
 800484c:	d003      	beq.n	8004856 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800484e:	693a      	ldr	r2, [r7, #16]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004856:	4b2f      	ldr	r3, [pc, #188]	@ (8004914 <HAL_GPIO_Init+0x2f8>)
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800485c:	4b2d      	ldr	r3, [pc, #180]	@ (8004914 <HAL_GPIO_Init+0x2f8>)
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	43da      	mvns	r2, r3
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	4013      	ands	r3, r2
 800486a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	2380      	movs	r3, #128	@ 0x80
 8004872:	039b      	lsls	r3, r3, #14
 8004874:	4013      	ands	r3, r2
 8004876:	d003      	beq.n	8004880 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004878:	693a      	ldr	r2, [r7, #16]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	4313      	orrs	r3, r2
 800487e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004880:	4b24      	ldr	r3, [pc, #144]	@ (8004914 <HAL_GPIO_Init+0x2f8>)
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004886:	4b23      	ldr	r3, [pc, #140]	@ (8004914 <HAL_GPIO_Init+0x2f8>)
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	43da      	mvns	r2, r3
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	4013      	ands	r3, r2
 8004894:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	2380      	movs	r3, #128	@ 0x80
 800489c:	029b      	lsls	r3, r3, #10
 800489e:	4013      	ands	r3, r2
 80048a0:	d003      	beq.n	80048aa <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80048aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004914 <HAL_GPIO_Init+0x2f8>)
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048b0:	4b18      	ldr	r3, [pc, #96]	@ (8004914 <HAL_GPIO_Init+0x2f8>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	43da      	mvns	r2, r3
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4013      	ands	r3, r2
 80048be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	685a      	ldr	r2, [r3, #4]
 80048c4:	2380      	movs	r3, #128	@ 0x80
 80048c6:	025b      	lsls	r3, r3, #9
 80048c8:	4013      	ands	r3, r2
 80048ca:	d003      	beq.n	80048d4 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80048d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004914 <HAL_GPIO_Init+0x2f8>)
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	3301      	adds	r3, #1
 80048de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	40da      	lsrs	r2, r3
 80048e8:	1e13      	subs	r3, r2, #0
 80048ea:	d000      	beq.n	80048ee <HAL_GPIO_Init+0x2d2>
 80048ec:	e6a2      	b.n	8004634 <HAL_GPIO_Init+0x18>
  }
}
 80048ee:	46c0      	nop			@ (mov r8, r8)
 80048f0:	46c0      	nop			@ (mov r8, r8)
 80048f2:	46bd      	mov	sp, r7
 80048f4:	b006      	add	sp, #24
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	40021000 	.word	0x40021000
 80048fc:	40010000 	.word	0x40010000
 8004900:	50000400 	.word	0x50000400
 8004904:	50000800 	.word	0x50000800
 8004908:	50000c00 	.word	0x50000c00
 800490c:	50001000 	.word	0x50001000
 8004910:	50001c00 	.word	0x50001c00
 8004914:	40010400 	.word	0x40010400

08004918 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	0008      	movs	r0, r1
 8004922:	0011      	movs	r1, r2
 8004924:	1cbb      	adds	r3, r7, #2
 8004926:	1c02      	adds	r2, r0, #0
 8004928:	801a      	strh	r2, [r3, #0]
 800492a:	1c7b      	adds	r3, r7, #1
 800492c:	1c0a      	adds	r2, r1, #0
 800492e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004930:	1c7b      	adds	r3, r7, #1
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d004      	beq.n	8004942 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004938:	1cbb      	adds	r3, r7, #2
 800493a:	881a      	ldrh	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004940:	e003      	b.n	800494a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8004942:	1cbb      	adds	r3, r7, #2
 8004944:	881a      	ldrh	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800494a:	46c0      	nop			@ (mov r8, r8)
 800494c:	46bd      	mov	sp, r7
 800494e:	b002      	add	sp, #8
 8004950:	bd80      	pop	{r7, pc}
	...

08004954 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	0002      	movs	r2, r0
 800495c:	1dbb      	adds	r3, r7, #6
 800495e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004960:	4b09      	ldr	r3, [pc, #36]	@ (8004988 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	1dba      	adds	r2, r7, #6
 8004966:	8812      	ldrh	r2, [r2, #0]
 8004968:	4013      	ands	r3, r2
 800496a:	d008      	beq.n	800497e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800496c:	4b06      	ldr	r3, [pc, #24]	@ (8004988 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800496e:	1dba      	adds	r2, r7, #6
 8004970:	8812      	ldrh	r2, [r2, #0]
 8004972:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004974:	1dbb      	adds	r3, r7, #6
 8004976:	881b      	ldrh	r3, [r3, #0]
 8004978:	0018      	movs	r0, r3
 800497a:	f000 f807 	bl	800498c <HAL_GPIO_EXTI_Callback>
  }
}
 800497e:	46c0      	nop			@ (mov r8, r8)
 8004980:	46bd      	mov	sp, r7
 8004982:	b002      	add	sp, #8
 8004984:	bd80      	pop	{r7, pc}
 8004986:	46c0      	nop			@ (mov r8, r8)
 8004988:	40010400 	.word	0x40010400

0800498c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	0002      	movs	r2, r0
 8004994:	1dbb      	adds	r3, r7, #6
 8004996:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004998:	46c0      	nop			@ (mov r8, r8)
 800499a:	46bd      	mov	sp, r7
 800499c:	b002      	add	sp, #8
 800499e:	bd80      	pop	{r7, pc}

080049a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049a0:	b5b0      	push	{r4, r5, r7, lr}
 80049a2:	b08a      	sub	sp, #40	@ 0x28
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d102      	bne.n	80049b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	f000 fbbf 	bl	8005132 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049b4:	4bc9      	ldr	r3, [pc, #804]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	220c      	movs	r2, #12
 80049ba:	4013      	ands	r3, r2
 80049bc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049be:	4bc7      	ldr	r3, [pc, #796]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 80049c0:	68da      	ldr	r2, [r3, #12]
 80049c2:	2380      	movs	r3, #128	@ 0x80
 80049c4:	025b      	lsls	r3, r3, #9
 80049c6:	4013      	ands	r3, r2
 80049c8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2201      	movs	r2, #1
 80049d0:	4013      	ands	r3, r2
 80049d2:	d100      	bne.n	80049d6 <HAL_RCC_OscConfig+0x36>
 80049d4:	e07e      	b.n	8004ad4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d007      	beq.n	80049ec <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	2b0c      	cmp	r3, #12
 80049e0:	d112      	bne.n	8004a08 <HAL_RCC_OscConfig+0x68>
 80049e2:	69ba      	ldr	r2, [r7, #24]
 80049e4:	2380      	movs	r3, #128	@ 0x80
 80049e6:	025b      	lsls	r3, r3, #9
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d10d      	bne.n	8004a08 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049ec:	4bbb      	ldr	r3, [pc, #748]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	2380      	movs	r3, #128	@ 0x80
 80049f2:	029b      	lsls	r3, r3, #10
 80049f4:	4013      	ands	r3, r2
 80049f6:	d100      	bne.n	80049fa <HAL_RCC_OscConfig+0x5a>
 80049f8:	e06b      	b.n	8004ad2 <HAL_RCC_OscConfig+0x132>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d167      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	f000 fb95 	bl	8005132 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	2380      	movs	r3, #128	@ 0x80
 8004a0e:	025b      	lsls	r3, r3, #9
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d107      	bne.n	8004a24 <HAL_RCC_OscConfig+0x84>
 8004a14:	4bb1      	ldr	r3, [pc, #708]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	4bb0      	ldr	r3, [pc, #704]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a1a:	2180      	movs	r1, #128	@ 0x80
 8004a1c:	0249      	lsls	r1, r1, #9
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	e027      	b.n	8004a74 <HAL_RCC_OscConfig+0xd4>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685a      	ldr	r2, [r3, #4]
 8004a28:	23a0      	movs	r3, #160	@ 0xa0
 8004a2a:	02db      	lsls	r3, r3, #11
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d10e      	bne.n	8004a4e <HAL_RCC_OscConfig+0xae>
 8004a30:	4baa      	ldr	r3, [pc, #680]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	4ba9      	ldr	r3, [pc, #676]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a36:	2180      	movs	r1, #128	@ 0x80
 8004a38:	02c9      	lsls	r1, r1, #11
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	4ba7      	ldr	r3, [pc, #668]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	4ba6      	ldr	r3, [pc, #664]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a44:	2180      	movs	r1, #128	@ 0x80
 8004a46:	0249      	lsls	r1, r1, #9
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	e012      	b.n	8004a74 <HAL_RCC_OscConfig+0xd4>
 8004a4e:	4ba3      	ldr	r3, [pc, #652]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	4ba2      	ldr	r3, [pc, #648]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a54:	49a2      	ldr	r1, [pc, #648]	@ (8004ce0 <HAL_RCC_OscConfig+0x340>)
 8004a56:	400a      	ands	r2, r1
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	4ba0      	ldr	r3, [pc, #640]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	2380      	movs	r3, #128	@ 0x80
 8004a60:	025b      	lsls	r3, r3, #9
 8004a62:	4013      	ands	r3, r2
 8004a64:	60fb      	str	r3, [r7, #12]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	4b9c      	ldr	r3, [pc, #624]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	4b9b      	ldr	r3, [pc, #620]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a6e:	499d      	ldr	r1, [pc, #628]	@ (8004ce4 <HAL_RCC_OscConfig+0x344>)
 8004a70:	400a      	ands	r2, r1
 8004a72:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d015      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7c:	f7ff fc5e 	bl	800433c <HAL_GetTick>
 8004a80:	0003      	movs	r3, r0
 8004a82:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a84:	e009      	b.n	8004a9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a86:	f7ff fc59 	bl	800433c <HAL_GetTick>
 8004a8a:	0002      	movs	r2, r0
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b64      	cmp	r3, #100	@ 0x64
 8004a92:	d902      	bls.n	8004a9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	f000 fb4c 	bl	8005132 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a9a:	4b90      	ldr	r3, [pc, #576]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	2380      	movs	r3, #128	@ 0x80
 8004aa0:	029b      	lsls	r3, r3, #10
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	d0ef      	beq.n	8004a86 <HAL_RCC_OscConfig+0xe6>
 8004aa6:	e015      	b.n	8004ad4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa8:	f7ff fc48 	bl	800433c <HAL_GetTick>
 8004aac:	0003      	movs	r3, r0
 8004aae:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ab0:	e008      	b.n	8004ac4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ab2:	f7ff fc43 	bl	800433c <HAL_GetTick>
 8004ab6:	0002      	movs	r2, r0
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	2b64      	cmp	r3, #100	@ 0x64
 8004abe:	d901      	bls.n	8004ac4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e336      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ac4:	4b85      	ldr	r3, [pc, #532]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	2380      	movs	r3, #128	@ 0x80
 8004aca:	029b      	lsls	r3, r3, #10
 8004acc:	4013      	ands	r3, r2
 8004ace:	d1f0      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x112>
 8004ad0:	e000      	b.n	8004ad4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2202      	movs	r2, #2
 8004ada:	4013      	ands	r3, r2
 8004adc:	d100      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x140>
 8004ade:	e099      	b.n	8004c14 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	2220      	movs	r2, #32
 8004aea:	4013      	ands	r3, r2
 8004aec:	d009      	beq.n	8004b02 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004aee:	4b7b      	ldr	r3, [pc, #492]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	4b7a      	ldr	r3, [pc, #488]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004af4:	2120      	movs	r1, #32
 8004af6:	430a      	orrs	r2, r1
 8004af8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afc:	2220      	movs	r2, #32
 8004afe:	4393      	bics	r3, r2
 8004b00:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	d005      	beq.n	8004b14 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	2b0c      	cmp	r3, #12
 8004b0c:	d13e      	bne.n	8004b8c <HAL_RCC_OscConfig+0x1ec>
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d13b      	bne.n	8004b8c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004b14:	4b71      	ldr	r3, [pc, #452]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2204      	movs	r2, #4
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	d004      	beq.n	8004b28 <HAL_RCC_OscConfig+0x188>
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d101      	bne.n	8004b28 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e304      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b28:	4b6c      	ldr	r3, [pc, #432]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	4a6e      	ldr	r2, [pc, #440]	@ (8004ce8 <HAL_RCC_OscConfig+0x348>)
 8004b2e:	4013      	ands	r3, r2
 8004b30:	0019      	movs	r1, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	021a      	lsls	r2, r3, #8
 8004b38:	4b68      	ldr	r3, [pc, #416]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004b3e:	4b67      	ldr	r3, [pc, #412]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2209      	movs	r2, #9
 8004b44:	4393      	bics	r3, r2
 8004b46:	0019      	movs	r1, r3
 8004b48:	4b64      	ldr	r3, [pc, #400]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b50:	f000 fc42 	bl	80053d8 <HAL_RCC_GetSysClockFreq>
 8004b54:	0001      	movs	r1, r0
 8004b56:	4b61      	ldr	r3, [pc, #388]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	091b      	lsrs	r3, r3, #4
 8004b5c:	220f      	movs	r2, #15
 8004b5e:	4013      	ands	r3, r2
 8004b60:	4a62      	ldr	r2, [pc, #392]	@ (8004cec <HAL_RCC_OscConfig+0x34c>)
 8004b62:	5cd3      	ldrb	r3, [r2, r3]
 8004b64:	000a      	movs	r2, r1
 8004b66:	40da      	lsrs	r2, r3
 8004b68:	4b61      	ldr	r3, [pc, #388]	@ (8004cf0 <HAL_RCC_OscConfig+0x350>)
 8004b6a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004b6c:	4b61      	ldr	r3, [pc, #388]	@ (8004cf4 <HAL_RCC_OscConfig+0x354>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2513      	movs	r5, #19
 8004b72:	197c      	adds	r4, r7, r5
 8004b74:	0018      	movs	r0, r3
 8004b76:	f7ff fb9b 	bl	80042b0 <HAL_InitTick>
 8004b7a:	0003      	movs	r3, r0
 8004b7c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004b7e:	197b      	adds	r3, r7, r5
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d046      	beq.n	8004c14 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004b86:	197b      	adds	r3, r7, r5
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	e2d2      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d027      	beq.n	8004be2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004b92:	4b52      	ldr	r3, [pc, #328]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2209      	movs	r2, #9
 8004b98:	4393      	bics	r3, r2
 8004b9a:	0019      	movs	r1, r3
 8004b9c:	4b4f      	ldr	r3, [pc, #316]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba4:	f7ff fbca 	bl	800433c <HAL_GetTick>
 8004ba8:	0003      	movs	r3, r0
 8004baa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bac:	e008      	b.n	8004bc0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bae:	f7ff fbc5 	bl	800433c <HAL_GetTick>
 8004bb2:	0002      	movs	r2, r0
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d901      	bls.n	8004bc0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e2b8      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bc0:	4b46      	ldr	r3, [pc, #280]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2204      	movs	r2, #4
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	d0f1      	beq.n	8004bae <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bca:	4b44      	ldr	r3, [pc, #272]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	4a46      	ldr	r2, [pc, #280]	@ (8004ce8 <HAL_RCC_OscConfig+0x348>)
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	0019      	movs	r1, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	021a      	lsls	r2, r3, #8
 8004bda:	4b40      	ldr	r3, [pc, #256]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	605a      	str	r2, [r3, #4]
 8004be0:	e018      	b.n	8004c14 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004be2:	4b3e      	ldr	r3, [pc, #248]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	4b3d      	ldr	r3, [pc, #244]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004be8:	2101      	movs	r1, #1
 8004bea:	438a      	bics	r2, r1
 8004bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bee:	f7ff fba5 	bl	800433c <HAL_GetTick>
 8004bf2:	0003      	movs	r3, r0
 8004bf4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004bf6:	e008      	b.n	8004c0a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bf8:	f7ff fba0 	bl	800433c <HAL_GetTick>
 8004bfc:	0002      	movs	r2, r0
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d901      	bls.n	8004c0a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e293      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c0a:	4b34      	ldr	r3, [pc, #208]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2204      	movs	r2, #4
 8004c10:	4013      	ands	r3, r2
 8004c12:	d1f1      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2210      	movs	r2, #16
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	d100      	bne.n	8004c20 <HAL_RCC_OscConfig+0x280>
 8004c1e:	e0a2      	b.n	8004d66 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d140      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c26:	4b2d      	ldr	r3, [pc, #180]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	2380      	movs	r3, #128	@ 0x80
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	4013      	ands	r3, r2
 8004c30:	d005      	beq.n	8004c3e <HAL_RCC_OscConfig+0x29e>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e279      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c3e:	4b27      	ldr	r3, [pc, #156]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	4a2d      	ldr	r2, [pc, #180]	@ (8004cf8 <HAL_RCC_OscConfig+0x358>)
 8004c44:	4013      	ands	r3, r2
 8004c46:	0019      	movs	r1, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c4c:	4b23      	ldr	r3, [pc, #140]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c52:	4b22      	ldr	r3, [pc, #136]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	0a19      	lsrs	r1, r3, #8
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	061a      	lsls	r2, r3, #24
 8004c60:	4b1e      	ldr	r3, [pc, #120]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004c62:	430a      	orrs	r2, r1
 8004c64:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c6a:	0b5b      	lsrs	r3, r3, #13
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	2280      	movs	r2, #128	@ 0x80
 8004c70:	0212      	lsls	r2, r2, #8
 8004c72:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004c74:	4b19      	ldr	r3, [pc, #100]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	091b      	lsrs	r3, r3, #4
 8004c7a:	210f      	movs	r1, #15
 8004c7c:	400b      	ands	r3, r1
 8004c7e:	491b      	ldr	r1, [pc, #108]	@ (8004cec <HAL_RCC_OscConfig+0x34c>)
 8004c80:	5ccb      	ldrb	r3, [r1, r3]
 8004c82:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004c84:	4b1a      	ldr	r3, [pc, #104]	@ (8004cf0 <HAL_RCC_OscConfig+0x350>)
 8004c86:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004c88:	4b1a      	ldr	r3, [pc, #104]	@ (8004cf4 <HAL_RCC_OscConfig+0x354>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2513      	movs	r5, #19
 8004c8e:	197c      	adds	r4, r7, r5
 8004c90:	0018      	movs	r0, r3
 8004c92:	f7ff fb0d 	bl	80042b0 <HAL_InitTick>
 8004c96:	0003      	movs	r3, r0
 8004c98:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004c9a:	197b      	adds	r3, r7, r5
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d061      	beq.n	8004d66 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004ca2:	197b      	adds	r3, r7, r5
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	e244      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	69db      	ldr	r3, [r3, #28]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d040      	beq.n	8004d32 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	4b09      	ldr	r3, [pc, #36]	@ (8004cdc <HAL_RCC_OscConfig+0x33c>)
 8004cb6:	2180      	movs	r1, #128	@ 0x80
 8004cb8:	0049      	lsls	r1, r1, #1
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cbe:	f7ff fb3d 	bl	800433c <HAL_GetTick>
 8004cc2:	0003      	movs	r3, r0
 8004cc4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004cc6:	e019      	b.n	8004cfc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004cc8:	f7ff fb38 	bl	800433c <HAL_GetTick>
 8004ccc:	0002      	movs	r2, r0
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d912      	bls.n	8004cfc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e22b      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
 8004cda:	46c0      	nop			@ (mov r8, r8)
 8004cdc:	40021000 	.word	0x40021000
 8004ce0:	fffeffff 	.word	0xfffeffff
 8004ce4:	fffbffff 	.word	0xfffbffff
 8004ce8:	ffffe0ff 	.word	0xffffe0ff
 8004cec:	0800734c 	.word	0x0800734c
 8004cf0:	20000000 	.word	0x20000000
 8004cf4:	20000004 	.word	0x20000004
 8004cf8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004cfc:	4bca      	ldr	r3, [pc, #808]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	2380      	movs	r3, #128	@ 0x80
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4013      	ands	r3, r2
 8004d06:	d0df      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d08:	4bc7      	ldr	r3, [pc, #796]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	4ac7      	ldr	r2, [pc, #796]	@ (800502c <HAL_RCC_OscConfig+0x68c>)
 8004d0e:	4013      	ands	r3, r2
 8004d10:	0019      	movs	r1, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d16:	4bc4      	ldr	r3, [pc, #784]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d1c:	4bc2      	ldr	r3, [pc, #776]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	021b      	lsls	r3, r3, #8
 8004d22:	0a19      	lsrs	r1, r3, #8
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	061a      	lsls	r2, r3, #24
 8004d2a:	4bbf      	ldr	r3, [pc, #764]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	605a      	str	r2, [r3, #4]
 8004d30:	e019      	b.n	8004d66 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d32:	4bbd      	ldr	r3, [pc, #756]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	4bbc      	ldr	r3, [pc, #752]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004d38:	49bd      	ldr	r1, [pc, #756]	@ (8005030 <HAL_RCC_OscConfig+0x690>)
 8004d3a:	400a      	ands	r2, r1
 8004d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d3e:	f7ff fafd 	bl	800433c <HAL_GetTick>
 8004d42:	0003      	movs	r3, r0
 8004d44:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004d46:	e008      	b.n	8004d5a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d48:	f7ff faf8 	bl	800433c <HAL_GetTick>
 8004d4c:	0002      	movs	r2, r0
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d901      	bls.n	8004d5a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e1eb      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004d5a:	4bb3      	ldr	r3, [pc, #716]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	2380      	movs	r3, #128	@ 0x80
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	4013      	ands	r3, r2
 8004d64:	d1f0      	bne.n	8004d48 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2208      	movs	r2, #8
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	d036      	beq.n	8004dde <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d019      	beq.n	8004dac <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d78:	4bab      	ldr	r3, [pc, #684]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004d7a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d7c:	4baa      	ldr	r3, [pc, #680]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004d7e:	2101      	movs	r1, #1
 8004d80:	430a      	orrs	r2, r1
 8004d82:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d84:	f7ff fada 	bl	800433c <HAL_GetTick>
 8004d88:	0003      	movs	r3, r0
 8004d8a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d8c:	e008      	b.n	8004da0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d8e:	f7ff fad5 	bl	800433c <HAL_GetTick>
 8004d92:	0002      	movs	r2, r0
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e1c8      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004da0:	4ba1      	ldr	r3, [pc, #644]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004da2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004da4:	2202      	movs	r2, #2
 8004da6:	4013      	ands	r3, r2
 8004da8:	d0f1      	beq.n	8004d8e <HAL_RCC_OscConfig+0x3ee>
 8004daa:	e018      	b.n	8004dde <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dac:	4b9e      	ldr	r3, [pc, #632]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004dae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004db0:	4b9d      	ldr	r3, [pc, #628]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004db2:	2101      	movs	r1, #1
 8004db4:	438a      	bics	r2, r1
 8004db6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004db8:	f7ff fac0 	bl	800433c <HAL_GetTick>
 8004dbc:	0003      	movs	r3, r0
 8004dbe:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004dc0:	e008      	b.n	8004dd4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dc2:	f7ff fabb 	bl	800433c <HAL_GetTick>
 8004dc6:	0002      	movs	r2, r0
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d901      	bls.n	8004dd4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e1ae      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004dd4:	4b94      	ldr	r3, [pc, #592]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004dd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dd8:	2202      	movs	r2, #2
 8004dda:	4013      	ands	r3, r2
 8004ddc:	d1f1      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2204      	movs	r2, #4
 8004de4:	4013      	ands	r3, r2
 8004de6:	d100      	bne.n	8004dea <HAL_RCC_OscConfig+0x44a>
 8004de8:	e0ae      	b.n	8004f48 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dea:	2023      	movs	r0, #35	@ 0x23
 8004dec:	183b      	adds	r3, r7, r0
 8004dee:	2200      	movs	r2, #0
 8004df0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004df2:	4b8d      	ldr	r3, [pc, #564]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004df4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004df6:	2380      	movs	r3, #128	@ 0x80
 8004df8:	055b      	lsls	r3, r3, #21
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	d109      	bne.n	8004e12 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dfe:	4b8a      	ldr	r3, [pc, #552]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004e00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e02:	4b89      	ldr	r3, [pc, #548]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004e04:	2180      	movs	r1, #128	@ 0x80
 8004e06:	0549      	lsls	r1, r1, #21
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004e0c:	183b      	adds	r3, r7, r0
 8004e0e:	2201      	movs	r2, #1
 8004e10:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e12:	4b88      	ldr	r3, [pc, #544]	@ (8005034 <HAL_RCC_OscConfig+0x694>)
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	2380      	movs	r3, #128	@ 0x80
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	d11a      	bne.n	8004e54 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e1e:	4b85      	ldr	r3, [pc, #532]	@ (8005034 <HAL_RCC_OscConfig+0x694>)
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	4b84      	ldr	r3, [pc, #528]	@ (8005034 <HAL_RCC_OscConfig+0x694>)
 8004e24:	2180      	movs	r1, #128	@ 0x80
 8004e26:	0049      	lsls	r1, r1, #1
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e2c:	f7ff fa86 	bl	800433c <HAL_GetTick>
 8004e30:	0003      	movs	r3, r0
 8004e32:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e34:	e008      	b.n	8004e48 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e36:	f7ff fa81 	bl	800433c <HAL_GetTick>
 8004e3a:	0002      	movs	r2, r0
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	2b64      	cmp	r3, #100	@ 0x64
 8004e42:	d901      	bls.n	8004e48 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e174      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e48:	4b7a      	ldr	r3, [pc, #488]	@ (8005034 <HAL_RCC_OscConfig+0x694>)
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	2380      	movs	r3, #128	@ 0x80
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	4013      	ands	r3, r2
 8004e52:	d0f0      	beq.n	8004e36 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689a      	ldr	r2, [r3, #8]
 8004e58:	2380      	movs	r3, #128	@ 0x80
 8004e5a:	005b      	lsls	r3, r3, #1
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d107      	bne.n	8004e70 <HAL_RCC_OscConfig+0x4d0>
 8004e60:	4b71      	ldr	r3, [pc, #452]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004e62:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e64:	4b70      	ldr	r3, [pc, #448]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004e66:	2180      	movs	r1, #128	@ 0x80
 8004e68:	0049      	lsls	r1, r1, #1
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e6e:	e031      	b.n	8004ed4 <HAL_RCC_OscConfig+0x534>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d10c      	bne.n	8004e92 <HAL_RCC_OscConfig+0x4f2>
 8004e78:	4b6b      	ldr	r3, [pc, #428]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004e7a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e7c:	4b6a      	ldr	r3, [pc, #424]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004e7e:	496c      	ldr	r1, [pc, #432]	@ (8005030 <HAL_RCC_OscConfig+0x690>)
 8004e80:	400a      	ands	r2, r1
 8004e82:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e84:	4b68      	ldr	r3, [pc, #416]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004e86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e88:	4b67      	ldr	r3, [pc, #412]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004e8a:	496b      	ldr	r1, [pc, #428]	@ (8005038 <HAL_RCC_OscConfig+0x698>)
 8004e8c:	400a      	ands	r2, r1
 8004e8e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e90:	e020      	b.n	8004ed4 <HAL_RCC_OscConfig+0x534>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689a      	ldr	r2, [r3, #8]
 8004e96:	23a0      	movs	r3, #160	@ 0xa0
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d10e      	bne.n	8004ebc <HAL_RCC_OscConfig+0x51c>
 8004e9e:	4b62      	ldr	r3, [pc, #392]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004ea0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ea2:	4b61      	ldr	r3, [pc, #388]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004ea4:	2180      	movs	r1, #128	@ 0x80
 8004ea6:	00c9      	lsls	r1, r1, #3
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	651a      	str	r2, [r3, #80]	@ 0x50
 8004eac:	4b5e      	ldr	r3, [pc, #376]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004eae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004eb0:	4b5d      	ldr	r3, [pc, #372]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004eb2:	2180      	movs	r1, #128	@ 0x80
 8004eb4:	0049      	lsls	r1, r1, #1
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	651a      	str	r2, [r3, #80]	@ 0x50
 8004eba:	e00b      	b.n	8004ed4 <HAL_RCC_OscConfig+0x534>
 8004ebc:	4b5a      	ldr	r3, [pc, #360]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004ebe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ec0:	4b59      	ldr	r3, [pc, #356]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004ec2:	495b      	ldr	r1, [pc, #364]	@ (8005030 <HAL_RCC_OscConfig+0x690>)
 8004ec4:	400a      	ands	r2, r1
 8004ec6:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ec8:	4b57      	ldr	r3, [pc, #348]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004eca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ecc:	4b56      	ldr	r3, [pc, #344]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004ece:	495a      	ldr	r1, [pc, #360]	@ (8005038 <HAL_RCC_OscConfig+0x698>)
 8004ed0:	400a      	ands	r2, r1
 8004ed2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d015      	beq.n	8004f08 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004edc:	f7ff fa2e 	bl	800433c <HAL_GetTick>
 8004ee0:	0003      	movs	r3, r0
 8004ee2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ee4:	e009      	b.n	8004efa <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ee6:	f7ff fa29 	bl	800433c <HAL_GetTick>
 8004eea:	0002      	movs	r2, r0
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	4a52      	ldr	r2, [pc, #328]	@ (800503c <HAL_RCC_OscConfig+0x69c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e11b      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004efa:	4b4b      	ldr	r3, [pc, #300]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004efc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004efe:	2380      	movs	r3, #128	@ 0x80
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	4013      	ands	r3, r2
 8004f04:	d0ef      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x546>
 8004f06:	e014      	b.n	8004f32 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f08:	f7ff fa18 	bl	800433c <HAL_GetTick>
 8004f0c:	0003      	movs	r3, r0
 8004f0e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f10:	e009      	b.n	8004f26 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f12:	f7ff fa13 	bl	800433c <HAL_GetTick>
 8004f16:	0002      	movs	r2, r0
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	4a47      	ldr	r2, [pc, #284]	@ (800503c <HAL_RCC_OscConfig+0x69c>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e105      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f26:	4b40      	ldr	r3, [pc, #256]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004f28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f2a:	2380      	movs	r3, #128	@ 0x80
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d1ef      	bne.n	8004f12 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f32:	2323      	movs	r3, #35	@ 0x23
 8004f34:	18fb      	adds	r3, r7, r3
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d105      	bne.n	8004f48 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f3c:	4b3a      	ldr	r3, [pc, #232]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004f3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f40:	4b39      	ldr	r3, [pc, #228]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004f42:	493f      	ldr	r1, [pc, #252]	@ (8005040 <HAL_RCC_OscConfig+0x6a0>)
 8004f44:	400a      	ands	r2, r1
 8004f46:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2220      	movs	r2, #32
 8004f4e:	4013      	ands	r3, r2
 8004f50:	d049      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d026      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004f5a:	4b33      	ldr	r3, [pc, #204]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004f5c:	689a      	ldr	r2, [r3, #8]
 8004f5e:	4b32      	ldr	r3, [pc, #200]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004f60:	2101      	movs	r1, #1
 8004f62:	430a      	orrs	r2, r1
 8004f64:	609a      	str	r2, [r3, #8]
 8004f66:	4b30      	ldr	r3, [pc, #192]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004f68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004f6c:	2101      	movs	r1, #1
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	635a      	str	r2, [r3, #52]	@ 0x34
 8004f72:	4b34      	ldr	r3, [pc, #208]	@ (8005044 <HAL_RCC_OscConfig+0x6a4>)
 8004f74:	6a1a      	ldr	r2, [r3, #32]
 8004f76:	4b33      	ldr	r3, [pc, #204]	@ (8005044 <HAL_RCC_OscConfig+0x6a4>)
 8004f78:	2180      	movs	r1, #128	@ 0x80
 8004f7a:	0189      	lsls	r1, r1, #6
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f80:	f7ff f9dc 	bl	800433c <HAL_GetTick>
 8004f84:	0003      	movs	r3, r0
 8004f86:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f88:	e008      	b.n	8004f9c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f8a:	f7ff f9d7 	bl	800433c <HAL_GetTick>
 8004f8e:	0002      	movs	r2, r0
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d901      	bls.n	8004f9c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e0ca      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f9c:	4b22      	ldr	r3, [pc, #136]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2202      	movs	r2, #2
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	d0f1      	beq.n	8004f8a <HAL_RCC_OscConfig+0x5ea>
 8004fa6:	e01e      	b.n	8004fe6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004fa8:	4b1f      	ldr	r3, [pc, #124]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004faa:	689a      	ldr	r2, [r3, #8]
 8004fac:	4b1e      	ldr	r3, [pc, #120]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004fae:	2101      	movs	r1, #1
 8004fb0:	438a      	bics	r2, r1
 8004fb2:	609a      	str	r2, [r3, #8]
 8004fb4:	4b23      	ldr	r3, [pc, #140]	@ (8005044 <HAL_RCC_OscConfig+0x6a4>)
 8004fb6:	6a1a      	ldr	r2, [r3, #32]
 8004fb8:	4b22      	ldr	r3, [pc, #136]	@ (8005044 <HAL_RCC_OscConfig+0x6a4>)
 8004fba:	4923      	ldr	r1, [pc, #140]	@ (8005048 <HAL_RCC_OscConfig+0x6a8>)
 8004fbc:	400a      	ands	r2, r1
 8004fbe:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc0:	f7ff f9bc 	bl	800433c <HAL_GetTick>
 8004fc4:	0003      	movs	r3, r0
 8004fc6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004fc8:	e008      	b.n	8004fdc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fca:	f7ff f9b7 	bl	800433c <HAL_GetTick>
 8004fce:	0002      	movs	r2, r0
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d901      	bls.n	8004fdc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e0aa      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004fdc:	4b12      	ldr	r3, [pc, #72]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	d1f1      	bne.n	8004fca <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d100      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x650>
 8004fee:	e09f      	b.n	8005130 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	2b0c      	cmp	r3, #12
 8004ff4:	d100      	bne.n	8004ff8 <HAL_RCC_OscConfig+0x658>
 8004ff6:	e078      	b.n	80050ea <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	d159      	bne.n	80050b4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005000:	4b09      	ldr	r3, [pc, #36]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	4b08      	ldr	r3, [pc, #32]	@ (8005028 <HAL_RCC_OscConfig+0x688>)
 8005006:	4911      	ldr	r1, [pc, #68]	@ (800504c <HAL_RCC_OscConfig+0x6ac>)
 8005008:	400a      	ands	r2, r1
 800500a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800500c:	f7ff f996 	bl	800433c <HAL_GetTick>
 8005010:	0003      	movs	r3, r0
 8005012:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005014:	e01c      	b.n	8005050 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005016:	f7ff f991 	bl	800433c <HAL_GetTick>
 800501a:	0002      	movs	r2, r0
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	2b02      	cmp	r3, #2
 8005022:	d915      	bls.n	8005050 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e084      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
 8005028:	40021000 	.word	0x40021000
 800502c:	ffff1fff 	.word	0xffff1fff
 8005030:	fffffeff 	.word	0xfffffeff
 8005034:	40007000 	.word	0x40007000
 8005038:	fffffbff 	.word	0xfffffbff
 800503c:	00001388 	.word	0x00001388
 8005040:	efffffff 	.word	0xefffffff
 8005044:	40010000 	.word	0x40010000
 8005048:	ffffdfff 	.word	0xffffdfff
 800504c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005050:	4b3a      	ldr	r3, [pc, #232]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	2380      	movs	r3, #128	@ 0x80
 8005056:	049b      	lsls	r3, r3, #18
 8005058:	4013      	ands	r3, r2
 800505a:	d1dc      	bne.n	8005016 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800505c:	4b37      	ldr	r3, [pc, #220]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	4a37      	ldr	r2, [pc, #220]	@ (8005140 <HAL_RCC_OscConfig+0x7a0>)
 8005062:	4013      	ands	r3, r2
 8005064:	0019      	movs	r1, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800506e:	431a      	orrs	r2, r3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005074:	431a      	orrs	r2, r3
 8005076:	4b31      	ldr	r3, [pc, #196]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 8005078:	430a      	orrs	r2, r1
 800507a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800507c:	4b2f      	ldr	r3, [pc, #188]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	4b2e      	ldr	r3, [pc, #184]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 8005082:	2180      	movs	r1, #128	@ 0x80
 8005084:	0449      	lsls	r1, r1, #17
 8005086:	430a      	orrs	r2, r1
 8005088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800508a:	f7ff f957 	bl	800433c <HAL_GetTick>
 800508e:	0003      	movs	r3, r0
 8005090:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005092:	e008      	b.n	80050a6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005094:	f7ff f952 	bl	800433c <HAL_GetTick>
 8005098:	0002      	movs	r2, r0
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e045      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80050a6:	4b25      	ldr	r3, [pc, #148]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	2380      	movs	r3, #128	@ 0x80
 80050ac:	049b      	lsls	r3, r3, #18
 80050ae:	4013      	ands	r3, r2
 80050b0:	d0f0      	beq.n	8005094 <HAL_RCC_OscConfig+0x6f4>
 80050b2:	e03d      	b.n	8005130 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050b4:	4b21      	ldr	r3, [pc, #132]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	4b20      	ldr	r3, [pc, #128]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 80050ba:	4922      	ldr	r1, [pc, #136]	@ (8005144 <HAL_RCC_OscConfig+0x7a4>)
 80050bc:	400a      	ands	r2, r1
 80050be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c0:	f7ff f93c 	bl	800433c <HAL_GetTick>
 80050c4:	0003      	movs	r3, r0
 80050c6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80050c8:	e008      	b.n	80050dc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050ca:	f7ff f937 	bl	800433c <HAL_GetTick>
 80050ce:	0002      	movs	r2, r0
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d901      	bls.n	80050dc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e02a      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80050dc:	4b17      	ldr	r3, [pc, #92]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	2380      	movs	r3, #128	@ 0x80
 80050e2:	049b      	lsls	r3, r3, #18
 80050e4:	4013      	ands	r3, r2
 80050e6:	d1f0      	bne.n	80050ca <HAL_RCC_OscConfig+0x72a>
 80050e8:	e022      	b.n	8005130 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d101      	bne.n	80050f6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e01d      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80050f6:	4b11      	ldr	r3, [pc, #68]	@ (800513c <HAL_RCC_OscConfig+0x79c>)
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050fc:	69ba      	ldr	r2, [r7, #24]
 80050fe:	2380      	movs	r3, #128	@ 0x80
 8005100:	025b      	lsls	r3, r3, #9
 8005102:	401a      	ands	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005108:	429a      	cmp	r2, r3
 800510a:	d10f      	bne.n	800512c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800510c:	69ba      	ldr	r2, [r7, #24]
 800510e:	23f0      	movs	r3, #240	@ 0xf0
 8005110:	039b      	lsls	r3, r3, #14
 8005112:	401a      	ands	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005118:	429a      	cmp	r2, r3
 800511a:	d107      	bne.n	800512c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	23c0      	movs	r3, #192	@ 0xc0
 8005120:	041b      	lsls	r3, r3, #16
 8005122:	401a      	ands	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005128:	429a      	cmp	r2, r3
 800512a:	d001      	beq.n	8005130 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e000      	b.n	8005132 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	0018      	movs	r0, r3
 8005134:	46bd      	mov	sp, r7
 8005136:	b00a      	add	sp, #40	@ 0x28
 8005138:	bdb0      	pop	{r4, r5, r7, pc}
 800513a:	46c0      	nop			@ (mov r8, r8)
 800513c:	40021000 	.word	0x40021000
 8005140:	ff02ffff 	.word	0xff02ffff
 8005144:	feffffff 	.word	0xfeffffff

08005148 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005148:	b5b0      	push	{r4, r5, r7, lr}
 800514a:	b084      	sub	sp, #16
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d101      	bne.n	800515c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e128      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800515c:	4b96      	ldr	r3, [pc, #600]	@ (80053b8 <HAL_RCC_ClockConfig+0x270>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2201      	movs	r2, #1
 8005162:	4013      	ands	r3, r2
 8005164:	683a      	ldr	r2, [r7, #0]
 8005166:	429a      	cmp	r2, r3
 8005168:	d91e      	bls.n	80051a8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800516a:	4b93      	ldr	r3, [pc, #588]	@ (80053b8 <HAL_RCC_ClockConfig+0x270>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	2201      	movs	r2, #1
 8005170:	4393      	bics	r3, r2
 8005172:	0019      	movs	r1, r3
 8005174:	4b90      	ldr	r3, [pc, #576]	@ (80053b8 <HAL_RCC_ClockConfig+0x270>)
 8005176:	683a      	ldr	r2, [r7, #0]
 8005178:	430a      	orrs	r2, r1
 800517a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800517c:	f7ff f8de 	bl	800433c <HAL_GetTick>
 8005180:	0003      	movs	r3, r0
 8005182:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005184:	e009      	b.n	800519a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005186:	f7ff f8d9 	bl	800433c <HAL_GetTick>
 800518a:	0002      	movs	r2, r0
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	4a8a      	ldr	r2, [pc, #552]	@ (80053bc <HAL_RCC_ClockConfig+0x274>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d901      	bls.n	800519a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e109      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800519a:	4b87      	ldr	r3, [pc, #540]	@ (80053b8 <HAL_RCC_ClockConfig+0x270>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2201      	movs	r2, #1
 80051a0:	4013      	ands	r3, r2
 80051a2:	683a      	ldr	r2, [r7, #0]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d1ee      	bne.n	8005186 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2202      	movs	r2, #2
 80051ae:	4013      	ands	r3, r2
 80051b0:	d009      	beq.n	80051c6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051b2:	4b83      	ldr	r3, [pc, #524]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	22f0      	movs	r2, #240	@ 0xf0
 80051b8:	4393      	bics	r3, r2
 80051ba:	0019      	movs	r1, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689a      	ldr	r2, [r3, #8]
 80051c0:	4b7f      	ldr	r3, [pc, #508]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 80051c2:	430a      	orrs	r2, r1
 80051c4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2201      	movs	r2, #1
 80051cc:	4013      	ands	r3, r2
 80051ce:	d100      	bne.n	80051d2 <HAL_RCC_ClockConfig+0x8a>
 80051d0:	e089      	b.n	80052e6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d107      	bne.n	80051ea <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80051da:	4b79      	ldr	r3, [pc, #484]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	2380      	movs	r3, #128	@ 0x80
 80051e0:	029b      	lsls	r3, r3, #10
 80051e2:	4013      	ands	r3, r2
 80051e4:	d120      	bne.n	8005228 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e0e1      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	2b03      	cmp	r3, #3
 80051f0:	d107      	bne.n	8005202 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051f2:	4b73      	ldr	r3, [pc, #460]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	2380      	movs	r3, #128	@ 0x80
 80051f8:	049b      	lsls	r3, r3, #18
 80051fa:	4013      	ands	r3, r2
 80051fc:	d114      	bne.n	8005228 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e0d5      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d106      	bne.n	8005218 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800520a:	4b6d      	ldr	r3, [pc, #436]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2204      	movs	r2, #4
 8005210:	4013      	ands	r3, r2
 8005212:	d109      	bne.n	8005228 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e0ca      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005218:	4b69      	ldr	r3, [pc, #420]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	2380      	movs	r3, #128	@ 0x80
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	4013      	ands	r3, r2
 8005222:	d101      	bne.n	8005228 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e0c2      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005228:	4b65      	ldr	r3, [pc, #404]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	2203      	movs	r2, #3
 800522e:	4393      	bics	r3, r2
 8005230:	0019      	movs	r1, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	4b62      	ldr	r3, [pc, #392]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 8005238:	430a      	orrs	r2, r1
 800523a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800523c:	f7ff f87e 	bl	800433c <HAL_GetTick>
 8005240:	0003      	movs	r3, r0
 8005242:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	2b02      	cmp	r3, #2
 800524a:	d111      	bne.n	8005270 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800524c:	e009      	b.n	8005262 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800524e:	f7ff f875 	bl	800433c <HAL_GetTick>
 8005252:	0002      	movs	r2, r0
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	4a58      	ldr	r2, [pc, #352]	@ (80053bc <HAL_RCC_ClockConfig+0x274>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d901      	bls.n	8005262 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e0a5      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005262:	4b57      	ldr	r3, [pc, #348]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	220c      	movs	r2, #12
 8005268:	4013      	ands	r3, r2
 800526a:	2b08      	cmp	r3, #8
 800526c:	d1ef      	bne.n	800524e <HAL_RCC_ClockConfig+0x106>
 800526e:	e03a      	b.n	80052e6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	2b03      	cmp	r3, #3
 8005276:	d111      	bne.n	800529c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005278:	e009      	b.n	800528e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800527a:	f7ff f85f 	bl	800433c <HAL_GetTick>
 800527e:	0002      	movs	r2, r0
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	4a4d      	ldr	r2, [pc, #308]	@ (80053bc <HAL_RCC_ClockConfig+0x274>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d901      	bls.n	800528e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e08f      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800528e:	4b4c      	ldr	r3, [pc, #304]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	220c      	movs	r2, #12
 8005294:	4013      	ands	r3, r2
 8005296:	2b0c      	cmp	r3, #12
 8005298:	d1ef      	bne.n	800527a <HAL_RCC_ClockConfig+0x132>
 800529a:	e024      	b.n	80052e6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d11b      	bne.n	80052dc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80052a4:	e009      	b.n	80052ba <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052a6:	f7ff f849 	bl	800433c <HAL_GetTick>
 80052aa:	0002      	movs	r2, r0
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	4a42      	ldr	r2, [pc, #264]	@ (80053bc <HAL_RCC_ClockConfig+0x274>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d901      	bls.n	80052ba <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e079      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80052ba:	4b41      	ldr	r3, [pc, #260]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	220c      	movs	r2, #12
 80052c0:	4013      	ands	r3, r2
 80052c2:	2b04      	cmp	r3, #4
 80052c4:	d1ef      	bne.n	80052a6 <HAL_RCC_ClockConfig+0x15e>
 80052c6:	e00e      	b.n	80052e6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052c8:	f7ff f838 	bl	800433c <HAL_GetTick>
 80052cc:	0002      	movs	r2, r0
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	4a3a      	ldr	r2, [pc, #232]	@ (80053bc <HAL_RCC_ClockConfig+0x274>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d901      	bls.n	80052dc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e068      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80052dc:	4b38      	ldr	r3, [pc, #224]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	220c      	movs	r2, #12
 80052e2:	4013      	ands	r3, r2
 80052e4:	d1f0      	bne.n	80052c8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052e6:	4b34      	ldr	r3, [pc, #208]	@ (80053b8 <HAL_RCC_ClockConfig+0x270>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2201      	movs	r2, #1
 80052ec:	4013      	ands	r3, r2
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d21e      	bcs.n	8005332 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052f4:	4b30      	ldr	r3, [pc, #192]	@ (80053b8 <HAL_RCC_ClockConfig+0x270>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2201      	movs	r2, #1
 80052fa:	4393      	bics	r3, r2
 80052fc:	0019      	movs	r1, r3
 80052fe:	4b2e      	ldr	r3, [pc, #184]	@ (80053b8 <HAL_RCC_ClockConfig+0x270>)
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	430a      	orrs	r2, r1
 8005304:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005306:	f7ff f819 	bl	800433c <HAL_GetTick>
 800530a:	0003      	movs	r3, r0
 800530c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800530e:	e009      	b.n	8005324 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005310:	f7ff f814 	bl	800433c <HAL_GetTick>
 8005314:	0002      	movs	r2, r0
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	4a28      	ldr	r2, [pc, #160]	@ (80053bc <HAL_RCC_ClockConfig+0x274>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d901      	bls.n	8005324 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e044      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005324:	4b24      	ldr	r3, [pc, #144]	@ (80053b8 <HAL_RCC_ClockConfig+0x270>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2201      	movs	r2, #1
 800532a:	4013      	ands	r3, r2
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	429a      	cmp	r2, r3
 8005330:	d1ee      	bne.n	8005310 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	2204      	movs	r2, #4
 8005338:	4013      	ands	r3, r2
 800533a:	d009      	beq.n	8005350 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800533c:	4b20      	ldr	r3, [pc, #128]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	4a20      	ldr	r2, [pc, #128]	@ (80053c4 <HAL_RCC_ClockConfig+0x27c>)
 8005342:	4013      	ands	r3, r2
 8005344:	0019      	movs	r1, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	4b1d      	ldr	r3, [pc, #116]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 800534c:	430a      	orrs	r2, r1
 800534e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2208      	movs	r2, #8
 8005356:	4013      	ands	r3, r2
 8005358:	d00a      	beq.n	8005370 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800535a:	4b19      	ldr	r3, [pc, #100]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	4a1a      	ldr	r2, [pc, #104]	@ (80053c8 <HAL_RCC_ClockConfig+0x280>)
 8005360:	4013      	ands	r3, r2
 8005362:	0019      	movs	r1, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	00da      	lsls	r2, r3, #3
 800536a:	4b15      	ldr	r3, [pc, #84]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 800536c:	430a      	orrs	r2, r1
 800536e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005370:	f000 f832 	bl	80053d8 <HAL_RCC_GetSysClockFreq>
 8005374:	0001      	movs	r1, r0
 8005376:	4b12      	ldr	r3, [pc, #72]	@ (80053c0 <HAL_RCC_ClockConfig+0x278>)
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	091b      	lsrs	r3, r3, #4
 800537c:	220f      	movs	r2, #15
 800537e:	4013      	ands	r3, r2
 8005380:	4a12      	ldr	r2, [pc, #72]	@ (80053cc <HAL_RCC_ClockConfig+0x284>)
 8005382:	5cd3      	ldrb	r3, [r2, r3]
 8005384:	000a      	movs	r2, r1
 8005386:	40da      	lsrs	r2, r3
 8005388:	4b11      	ldr	r3, [pc, #68]	@ (80053d0 <HAL_RCC_ClockConfig+0x288>)
 800538a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800538c:	4b11      	ldr	r3, [pc, #68]	@ (80053d4 <HAL_RCC_ClockConfig+0x28c>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	250b      	movs	r5, #11
 8005392:	197c      	adds	r4, r7, r5
 8005394:	0018      	movs	r0, r3
 8005396:	f7fe ff8b 	bl	80042b0 <HAL_InitTick>
 800539a:	0003      	movs	r3, r0
 800539c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800539e:	197b      	adds	r3, r7, r5
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d002      	beq.n	80053ac <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80053a6:	197b      	adds	r3, r7, r5
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	e000      	b.n	80053ae <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	0018      	movs	r0, r3
 80053b0:	46bd      	mov	sp, r7
 80053b2:	b004      	add	sp, #16
 80053b4:	bdb0      	pop	{r4, r5, r7, pc}
 80053b6:	46c0      	nop			@ (mov r8, r8)
 80053b8:	40022000 	.word	0x40022000
 80053bc:	00001388 	.word	0x00001388
 80053c0:	40021000 	.word	0x40021000
 80053c4:	fffff8ff 	.word	0xfffff8ff
 80053c8:	ffffc7ff 	.word	0xffffc7ff
 80053cc:	0800734c 	.word	0x0800734c
 80053d0:	20000000 	.word	0x20000000
 80053d4:	20000004 	.word	0x20000004

080053d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b086      	sub	sp, #24
 80053dc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80053de:	4b3c      	ldr	r3, [pc, #240]	@ (80054d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	220c      	movs	r2, #12
 80053e8:	4013      	ands	r3, r2
 80053ea:	2b0c      	cmp	r3, #12
 80053ec:	d013      	beq.n	8005416 <HAL_RCC_GetSysClockFreq+0x3e>
 80053ee:	d85c      	bhi.n	80054aa <HAL_RCC_GetSysClockFreq+0xd2>
 80053f0:	2b04      	cmp	r3, #4
 80053f2:	d002      	beq.n	80053fa <HAL_RCC_GetSysClockFreq+0x22>
 80053f4:	2b08      	cmp	r3, #8
 80053f6:	d00b      	beq.n	8005410 <HAL_RCC_GetSysClockFreq+0x38>
 80053f8:	e057      	b.n	80054aa <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80053fa:	4b35      	ldr	r3, [pc, #212]	@ (80054d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2210      	movs	r2, #16
 8005400:	4013      	ands	r3, r2
 8005402:	d002      	beq.n	800540a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005404:	4b33      	ldr	r3, [pc, #204]	@ (80054d4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005406:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005408:	e05d      	b.n	80054c6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800540a:	4b33      	ldr	r3, [pc, #204]	@ (80054d8 <HAL_RCC_GetSysClockFreq+0x100>)
 800540c:	613b      	str	r3, [r7, #16]
      break;
 800540e:	e05a      	b.n	80054c6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005410:	4b32      	ldr	r3, [pc, #200]	@ (80054dc <HAL_RCC_GetSysClockFreq+0x104>)
 8005412:	613b      	str	r3, [r7, #16]
      break;
 8005414:	e057      	b.n	80054c6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	0c9b      	lsrs	r3, r3, #18
 800541a:	220f      	movs	r2, #15
 800541c:	4013      	ands	r3, r2
 800541e:	4a30      	ldr	r2, [pc, #192]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005420:	5cd3      	ldrb	r3, [r2, r3]
 8005422:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	0d9b      	lsrs	r3, r3, #22
 8005428:	2203      	movs	r2, #3
 800542a:	4013      	ands	r3, r2
 800542c:	3301      	adds	r3, #1
 800542e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005430:	4b27      	ldr	r3, [pc, #156]	@ (80054d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005432:	68da      	ldr	r2, [r3, #12]
 8005434:	2380      	movs	r3, #128	@ 0x80
 8005436:	025b      	lsls	r3, r3, #9
 8005438:	4013      	ands	r3, r2
 800543a:	d00f      	beq.n	800545c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 800543c:	68b9      	ldr	r1, [r7, #8]
 800543e:	000a      	movs	r2, r1
 8005440:	0152      	lsls	r2, r2, #5
 8005442:	1a52      	subs	r2, r2, r1
 8005444:	0193      	lsls	r3, r2, #6
 8005446:	1a9b      	subs	r3, r3, r2
 8005448:	00db      	lsls	r3, r3, #3
 800544a:	185b      	adds	r3, r3, r1
 800544c:	025b      	lsls	r3, r3, #9
 800544e:	6879      	ldr	r1, [r7, #4]
 8005450:	0018      	movs	r0, r3
 8005452:	f7fa fe59 	bl	8000108 <__udivsi3>
 8005456:	0003      	movs	r3, r0
 8005458:	617b      	str	r3, [r7, #20]
 800545a:	e023      	b.n	80054a4 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800545c:	4b1c      	ldr	r3, [pc, #112]	@ (80054d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2210      	movs	r2, #16
 8005462:	4013      	ands	r3, r2
 8005464:	d00f      	beq.n	8005486 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8005466:	68b9      	ldr	r1, [r7, #8]
 8005468:	000a      	movs	r2, r1
 800546a:	0152      	lsls	r2, r2, #5
 800546c:	1a52      	subs	r2, r2, r1
 800546e:	0193      	lsls	r3, r2, #6
 8005470:	1a9b      	subs	r3, r3, r2
 8005472:	00db      	lsls	r3, r3, #3
 8005474:	185b      	adds	r3, r3, r1
 8005476:	021b      	lsls	r3, r3, #8
 8005478:	6879      	ldr	r1, [r7, #4]
 800547a:	0018      	movs	r0, r3
 800547c:	f7fa fe44 	bl	8000108 <__udivsi3>
 8005480:	0003      	movs	r3, r0
 8005482:	617b      	str	r3, [r7, #20]
 8005484:	e00e      	b.n	80054a4 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8005486:	68b9      	ldr	r1, [r7, #8]
 8005488:	000a      	movs	r2, r1
 800548a:	0152      	lsls	r2, r2, #5
 800548c:	1a52      	subs	r2, r2, r1
 800548e:	0193      	lsls	r3, r2, #6
 8005490:	1a9b      	subs	r3, r3, r2
 8005492:	00db      	lsls	r3, r3, #3
 8005494:	185b      	adds	r3, r3, r1
 8005496:	029b      	lsls	r3, r3, #10
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	0018      	movs	r0, r3
 800549c:	f7fa fe34 	bl	8000108 <__udivsi3>
 80054a0:	0003      	movs	r3, r0
 80054a2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	613b      	str	r3, [r7, #16]
      break;
 80054a8:	e00d      	b.n	80054c6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80054aa:	4b09      	ldr	r3, [pc, #36]	@ (80054d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	0b5b      	lsrs	r3, r3, #13
 80054b0:	2207      	movs	r2, #7
 80054b2:	4013      	ands	r3, r2
 80054b4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	3301      	adds	r3, #1
 80054ba:	2280      	movs	r2, #128	@ 0x80
 80054bc:	0212      	lsls	r2, r2, #8
 80054be:	409a      	lsls	r2, r3
 80054c0:	0013      	movs	r3, r2
 80054c2:	613b      	str	r3, [r7, #16]
      break;
 80054c4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80054c6:	693b      	ldr	r3, [r7, #16]
}
 80054c8:	0018      	movs	r0, r3
 80054ca:	46bd      	mov	sp, r7
 80054cc:	b006      	add	sp, #24
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	40021000 	.word	0x40021000
 80054d4:	003d0900 	.word	0x003d0900
 80054d8:	00f42400 	.word	0x00f42400
 80054dc:	007a1200 	.word	0x007a1200
 80054e0:	08007364 	.word	0x08007364

080054e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054e8:	4b02      	ldr	r3, [pc, #8]	@ (80054f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80054ea:	681b      	ldr	r3, [r3, #0]
}
 80054ec:	0018      	movs	r0, r3
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	46c0      	nop			@ (mov r8, r8)
 80054f4:	20000000 	.word	0x20000000

080054f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054fc:	f7ff fff2 	bl	80054e4 <HAL_RCC_GetHCLKFreq>
 8005500:	0001      	movs	r1, r0
 8005502:	4b06      	ldr	r3, [pc, #24]	@ (800551c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	0a1b      	lsrs	r3, r3, #8
 8005508:	2207      	movs	r2, #7
 800550a:	4013      	ands	r3, r2
 800550c:	4a04      	ldr	r2, [pc, #16]	@ (8005520 <HAL_RCC_GetPCLK1Freq+0x28>)
 800550e:	5cd3      	ldrb	r3, [r2, r3]
 8005510:	40d9      	lsrs	r1, r3
 8005512:	000b      	movs	r3, r1
}
 8005514:	0018      	movs	r0, r3
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	46c0      	nop			@ (mov r8, r8)
 800551c:	40021000 	.word	0x40021000
 8005520:	0800735c 	.word	0x0800735c

08005524 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005528:	f7ff ffdc 	bl	80054e4 <HAL_RCC_GetHCLKFreq>
 800552c:	0001      	movs	r1, r0
 800552e:	4b06      	ldr	r3, [pc, #24]	@ (8005548 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	0adb      	lsrs	r3, r3, #11
 8005534:	2207      	movs	r2, #7
 8005536:	4013      	ands	r3, r2
 8005538:	4a04      	ldr	r2, [pc, #16]	@ (800554c <HAL_RCC_GetPCLK2Freq+0x28>)
 800553a:	5cd3      	ldrb	r3, [r2, r3]
 800553c:	40d9      	lsrs	r1, r3
 800553e:	000b      	movs	r3, r1
}
 8005540:	0018      	movs	r0, r3
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	46c0      	nop			@ (mov r8, r8)
 8005548:	40021000 	.word	0x40021000
 800554c:	0800735c 	.word	0x0800735c

08005550 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b086      	sub	sp, #24
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005558:	2017      	movs	r0, #23
 800555a:	183b      	adds	r3, r7, r0
 800555c:	2200      	movs	r2, #0
 800555e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2220      	movs	r2, #32
 8005566:	4013      	ands	r3, r2
 8005568:	d100      	bne.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800556a:	e0c7      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800556c:	4b9b      	ldr	r3, [pc, #620]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800556e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005570:	2380      	movs	r3, #128	@ 0x80
 8005572:	055b      	lsls	r3, r3, #21
 8005574:	4013      	ands	r3, r2
 8005576:	d109      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005578:	4b98      	ldr	r3, [pc, #608]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800557a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800557c:	4b97      	ldr	r3, [pc, #604]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800557e:	2180      	movs	r1, #128	@ 0x80
 8005580:	0549      	lsls	r1, r1, #21
 8005582:	430a      	orrs	r2, r1
 8005584:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8005586:	183b      	adds	r3, r7, r0
 8005588:	2201      	movs	r2, #1
 800558a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800558c:	4b94      	ldr	r3, [pc, #592]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	2380      	movs	r3, #128	@ 0x80
 8005592:	005b      	lsls	r3, r3, #1
 8005594:	4013      	ands	r3, r2
 8005596:	d11a      	bne.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005598:	4b91      	ldr	r3, [pc, #580]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	4b90      	ldr	r3, [pc, #576]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800559e:	2180      	movs	r1, #128	@ 0x80
 80055a0:	0049      	lsls	r1, r1, #1
 80055a2:	430a      	orrs	r2, r1
 80055a4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055a6:	f7fe fec9 	bl	800433c <HAL_GetTick>
 80055aa:	0003      	movs	r3, r0
 80055ac:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ae:	e008      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055b0:	f7fe fec4 	bl	800433c <HAL_GetTick>
 80055b4:	0002      	movs	r2, r0
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b64      	cmp	r3, #100	@ 0x64
 80055bc:	d901      	bls.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e107      	b.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055c2:	4b87      	ldr	r3, [pc, #540]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	2380      	movs	r3, #128	@ 0x80
 80055c8:	005b      	lsls	r3, r3, #1
 80055ca:	4013      	ands	r3, r2
 80055cc:	d0f0      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80055ce:	4b83      	ldr	r3, [pc, #524]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	23c0      	movs	r3, #192	@ 0xc0
 80055d4:	039b      	lsls	r3, r3, #14
 80055d6:	4013      	ands	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685a      	ldr	r2, [r3, #4]
 80055de:	23c0      	movs	r3, #192	@ 0xc0
 80055e0:	039b      	lsls	r3, r3, #14
 80055e2:	4013      	ands	r3, r2
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d013      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	23c0      	movs	r3, #192	@ 0xc0
 80055f0:	029b      	lsls	r3, r3, #10
 80055f2:	401a      	ands	r2, r3
 80055f4:	23c0      	movs	r3, #192	@ 0xc0
 80055f6:	029b      	lsls	r3, r3, #10
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d10a      	bne.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80055fc:	4b77      	ldr	r3, [pc, #476]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	2380      	movs	r3, #128	@ 0x80
 8005602:	029b      	lsls	r3, r3, #10
 8005604:	401a      	ands	r2, r3
 8005606:	2380      	movs	r3, #128	@ 0x80
 8005608:	029b      	lsls	r3, r3, #10
 800560a:	429a      	cmp	r2, r3
 800560c:	d101      	bne.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e0df      	b.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005612:	4b72      	ldr	r3, [pc, #456]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005614:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005616:	23c0      	movs	r3, #192	@ 0xc0
 8005618:	029b      	lsls	r3, r3, #10
 800561a:	4013      	ands	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d03b      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685a      	ldr	r2, [r3, #4]
 8005628:	23c0      	movs	r3, #192	@ 0xc0
 800562a:	029b      	lsls	r3, r3, #10
 800562c:	4013      	ands	r3, r2
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	429a      	cmp	r2, r3
 8005632:	d033      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2220      	movs	r2, #32
 800563a:	4013      	ands	r3, r2
 800563c:	d02e      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800563e:	4b67      	ldr	r3, [pc, #412]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005642:	4a68      	ldr	r2, [pc, #416]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005644:	4013      	ands	r3, r2
 8005646:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005648:	4b64      	ldr	r3, [pc, #400]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800564a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800564c:	4b63      	ldr	r3, [pc, #396]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800564e:	2180      	movs	r1, #128	@ 0x80
 8005650:	0309      	lsls	r1, r1, #12
 8005652:	430a      	orrs	r2, r1
 8005654:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005656:	4b61      	ldr	r3, [pc, #388]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005658:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800565a:	4b60      	ldr	r3, [pc, #384]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800565c:	4962      	ldr	r1, [pc, #392]	@ (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800565e:	400a      	ands	r2, r1
 8005660:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005662:	4b5e      	ldr	r3, [pc, #376]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	2380      	movs	r3, #128	@ 0x80
 800566c:	005b      	lsls	r3, r3, #1
 800566e:	4013      	ands	r3, r2
 8005670:	d014      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005672:	f7fe fe63 	bl	800433c <HAL_GetTick>
 8005676:	0003      	movs	r3, r0
 8005678:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800567a:	e009      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800567c:	f7fe fe5e 	bl	800433c <HAL_GetTick>
 8005680:	0002      	movs	r2, r0
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	4a59      	ldr	r2, [pc, #356]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d901      	bls.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e0a0      	b.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005690:	4b52      	ldr	r3, [pc, #328]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005692:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005694:	2380      	movs	r3, #128	@ 0x80
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	4013      	ands	r3, r2
 800569a:	d0ef      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2220      	movs	r2, #32
 80056a2:	4013      	ands	r3, r2
 80056a4:	d01f      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	23c0      	movs	r3, #192	@ 0xc0
 80056ac:	029b      	lsls	r3, r3, #10
 80056ae:	401a      	ands	r2, r3
 80056b0:	23c0      	movs	r3, #192	@ 0xc0
 80056b2:	029b      	lsls	r3, r3, #10
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d10c      	bne.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80056b8:	4b48      	ldr	r3, [pc, #288]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a4c      	ldr	r2, [pc, #304]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80056be:	4013      	ands	r3, r2
 80056c0:	0019      	movs	r1, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685a      	ldr	r2, [r3, #4]
 80056c6:	23c0      	movs	r3, #192	@ 0xc0
 80056c8:	039b      	lsls	r3, r3, #14
 80056ca:	401a      	ands	r2, r3
 80056cc:	4b43      	ldr	r3, [pc, #268]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056ce:	430a      	orrs	r2, r1
 80056d0:	601a      	str	r2, [r3, #0]
 80056d2:	4b42      	ldr	r3, [pc, #264]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056d4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	23c0      	movs	r3, #192	@ 0xc0
 80056dc:	029b      	lsls	r3, r3, #10
 80056de:	401a      	ands	r2, r3
 80056e0:	4b3e      	ldr	r3, [pc, #248]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056e2:	430a      	orrs	r2, r1
 80056e4:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80056e6:	2317      	movs	r3, #23
 80056e8:	18fb      	adds	r3, r7, r3
 80056ea:	781b      	ldrb	r3, [r3, #0]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d105      	bne.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056f0:	4b3a      	ldr	r3, [pc, #232]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056f4:	4b39      	ldr	r3, [pc, #228]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056f6:	493f      	ldr	r1, [pc, #252]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80056f8:	400a      	ands	r2, r1
 80056fa:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2201      	movs	r2, #1
 8005702:	4013      	ands	r3, r2
 8005704:	d009      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005706:	4b35      	ldr	r3, [pc, #212]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800570a:	2203      	movs	r2, #3
 800570c:	4393      	bics	r3, r2
 800570e:	0019      	movs	r1, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	689a      	ldr	r2, [r3, #8]
 8005714:	4b31      	ldr	r3, [pc, #196]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005716:	430a      	orrs	r2, r1
 8005718:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2202      	movs	r2, #2
 8005720:	4013      	ands	r3, r2
 8005722:	d009      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005724:	4b2d      	ldr	r3, [pc, #180]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005728:	220c      	movs	r2, #12
 800572a:	4393      	bics	r3, r2
 800572c:	0019      	movs	r1, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	68da      	ldr	r2, [r3, #12]
 8005732:	4b2a      	ldr	r3, [pc, #168]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005734:	430a      	orrs	r2, r1
 8005736:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2204      	movs	r2, #4
 800573e:	4013      	ands	r3, r2
 8005740:	d009      	beq.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005742:	4b26      	ldr	r3, [pc, #152]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005746:	4a2c      	ldr	r2, [pc, #176]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005748:	4013      	ands	r3, r2
 800574a:	0019      	movs	r1, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	691a      	ldr	r2, [r3, #16]
 8005750:	4b22      	ldr	r3, [pc, #136]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005752:	430a      	orrs	r2, r1
 8005754:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2208      	movs	r2, #8
 800575c:	4013      	ands	r3, r2
 800575e:	d009      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005760:	4b1e      	ldr	r3, [pc, #120]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005764:	4a25      	ldr	r2, [pc, #148]	@ (80057fc <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8005766:	4013      	ands	r3, r2
 8005768:	0019      	movs	r1, r3
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	695a      	ldr	r2, [r3, #20]
 800576e:	4b1b      	ldr	r3, [pc, #108]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005770:	430a      	orrs	r2, r1
 8005772:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	2380      	movs	r3, #128	@ 0x80
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	4013      	ands	r3, r2
 800577e:	d009      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005780:	4b16      	ldr	r3, [pc, #88]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005784:	4a17      	ldr	r2, [pc, #92]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005786:	4013      	ands	r3, r2
 8005788:	0019      	movs	r1, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	699a      	ldr	r2, [r3, #24]
 800578e:	4b13      	ldr	r3, [pc, #76]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005790:	430a      	orrs	r2, r1
 8005792:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2240      	movs	r2, #64	@ 0x40
 800579a:	4013      	ands	r3, r2
 800579c:	d009      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800579e:	4b0f      	ldr	r3, [pc, #60]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057a2:	4a17      	ldr	r2, [pc, #92]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80057a4:	4013      	ands	r3, r2
 80057a6:	0019      	movs	r1, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a1a      	ldr	r2, [r3, #32]
 80057ac:	4b0b      	ldr	r3, [pc, #44]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057ae:	430a      	orrs	r2, r1
 80057b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2280      	movs	r2, #128	@ 0x80
 80057b8:	4013      	ands	r3, r2
 80057ba:	d009      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80057bc:	4b07      	ldr	r3, [pc, #28]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c0:	4a10      	ldr	r2, [pc, #64]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80057c2:	4013      	ands	r3, r2
 80057c4:	0019      	movs	r1, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	69da      	ldr	r2, [r3, #28]
 80057ca:	4b04      	ldr	r3, [pc, #16]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057cc:	430a      	orrs	r2, r1
 80057ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	0018      	movs	r0, r3
 80057d4:	46bd      	mov	sp, r7
 80057d6:	b006      	add	sp, #24
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	46c0      	nop			@ (mov r8, r8)
 80057dc:	40021000 	.word	0x40021000
 80057e0:	40007000 	.word	0x40007000
 80057e4:	fffcffff 	.word	0xfffcffff
 80057e8:	fff7ffff 	.word	0xfff7ffff
 80057ec:	00001388 	.word	0x00001388
 80057f0:	ffcfffff 	.word	0xffcfffff
 80057f4:	efffffff 	.word	0xefffffff
 80057f8:	fffff3ff 	.word	0xfffff3ff
 80057fc:	ffffcfff 	.word	0xffffcfff
 8005800:	fbffffff 	.word	0xfbffffff
 8005804:	fff3ffff 	.word	0xfff3ffff

08005808 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005808:	b5b0      	push	{r4, r5, r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005810:	230f      	movs	r3, #15
 8005812:	18fb      	adds	r3, r7, r3
 8005814:	2201      	movs	r2, #1
 8005816:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d101      	bne.n	8005822 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e088      	b.n	8005934 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2221      	movs	r2, #33	@ 0x21
 8005826:	5c9b      	ldrb	r3, [r3, r2]
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d107      	bne.n	800583e <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2220      	movs	r2, #32
 8005832:	2100      	movs	r1, #0
 8005834:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	0018      	movs	r0, r3
 800583a:	f7fe fbcd 	bl	8003fd8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2221      	movs	r2, #33	@ 0x21
 8005842:	2102      	movs	r1, #2
 8005844:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	2210      	movs	r2, #16
 800584e:	4013      	ands	r3, r2
 8005850:	2b10      	cmp	r3, #16
 8005852:	d05f      	beq.n	8005914 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	22ca      	movs	r2, #202	@ 0xca
 800585a:	625a      	str	r2, [r3, #36]	@ 0x24
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2253      	movs	r2, #83	@ 0x53
 8005862:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005864:	250f      	movs	r5, #15
 8005866:	197c      	adds	r4, r7, r5
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	0018      	movs	r0, r3
 800586c:	f000 fb86 	bl	8005f7c <RTC_EnterInitMode>
 8005870:	0003      	movs	r3, r0
 8005872:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8005874:	0028      	movs	r0, r5
 8005876:	183b      	adds	r3, r7, r0
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d12c      	bne.n	80058d8 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	689a      	ldr	r2, [r3, #8]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	492c      	ldr	r1, [pc, #176]	@ (800593c <HAL_RTC_Init+0x134>)
 800588a:	400a      	ands	r2, r1
 800588c:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	6899      	ldr	r1, [r3, #8]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685a      	ldr	r2, [r3, #4]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	431a      	orrs	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	699b      	ldr	r3, [r3, #24]
 80058a2:	431a      	orrs	r2, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	430a      	orrs	r2, r1
 80058aa:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	68d2      	ldr	r2, [r2, #12]
 80058b4:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	6919      	ldr	r1, [r3, #16]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	041a      	lsls	r2, r3, #16
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	430a      	orrs	r2, r1
 80058c8:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80058ca:	183c      	adds	r4, r7, r0
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	0018      	movs	r0, r3
 80058d0:	f000 fb98 	bl	8006004 <RTC_ExitInitMode>
 80058d4:	0003      	movs	r3, r0
 80058d6:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80058d8:	230f      	movs	r3, #15
 80058da:	18fb      	adds	r3, r7, r3
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d113      	bne.n	800590a <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2103      	movs	r1, #3
 80058ee:	438a      	bics	r2, r1
 80058f0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	69da      	ldr	r2, [r3, #28]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	431a      	orrs	r2, r3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	430a      	orrs	r2, r1
 8005908:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	22ff      	movs	r2, #255	@ 0xff
 8005910:	625a      	str	r2, [r3, #36]	@ 0x24
 8005912:	e003      	b.n	800591c <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005914:	230f      	movs	r3, #15
 8005916:	18fb      	adds	r3, r7, r3
 8005918:	2200      	movs	r2, #0
 800591a:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 800591c:	230f      	movs	r3, #15
 800591e:	18fb      	adds	r3, r7, r3
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d103      	bne.n	800592e <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2221      	movs	r2, #33	@ 0x21
 800592a:	2101      	movs	r1, #1
 800592c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800592e:	230f      	movs	r3, #15
 8005930:	18fb      	adds	r3, r7, r3
 8005932:	781b      	ldrb	r3, [r3, #0]
}
 8005934:	0018      	movs	r0, r3
 8005936:	46bd      	mov	sp, r7
 8005938:	b004      	add	sp, #16
 800593a:	bdb0      	pop	{r4, r5, r7, pc}
 800593c:	ff8fffbf 	.word	0xff8fffbf

08005940 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005940:	b5b0      	push	{r4, r5, r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800594c:	2300      	movs	r3, #0
 800594e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2220      	movs	r2, #32
 8005954:	5c9b      	ldrb	r3, [r3, r2]
 8005956:	2b01      	cmp	r3, #1
 8005958:	d101      	bne.n	800595e <HAL_RTC_SetTime+0x1e>
 800595a:	2302      	movs	r3, #2
 800595c:	e092      	b.n	8005a84 <HAL_RTC_SetTime+0x144>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2220      	movs	r2, #32
 8005962:	2101      	movs	r1, #1
 8005964:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2221      	movs	r2, #33	@ 0x21
 800596a:	2102      	movs	r1, #2
 800596c:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d125      	bne.n	80059c0 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	2240      	movs	r2, #64	@ 0x40
 800597c:	4013      	ands	r3, r2
 800597e:	d102      	bne.n	8005986 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	2200      	movs	r2, #0
 8005984:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	0018      	movs	r0, r3
 800598c:	f000 fb64 	bl	8006058 <RTC_ByteToBcd2>
 8005990:	0003      	movs	r3, r0
 8005992:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	785b      	ldrb	r3, [r3, #1]
 8005998:	0018      	movs	r0, r3
 800599a:	f000 fb5d 	bl	8006058 <RTC_ByteToBcd2>
 800599e:	0003      	movs	r3, r0
 80059a0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80059a2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	789b      	ldrb	r3, [r3, #2]
 80059a8:	0018      	movs	r0, r3
 80059aa:	f000 fb55 	bl	8006058 <RTC_ByteToBcd2>
 80059ae:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80059b0:	0022      	movs	r2, r4
 80059b2:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	78db      	ldrb	r3, [r3, #3]
 80059b8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80059ba:	4313      	orrs	r3, r2
 80059bc:	617b      	str	r3, [r7, #20]
 80059be:	e017      	b.n	80059f0 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	2240      	movs	r2, #64	@ 0x40
 80059c8:	4013      	ands	r3, r2
 80059ca:	d102      	bne.n	80059d2 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2200      	movs	r2, #0
 80059d0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	785b      	ldrb	r3, [r3, #1]
 80059dc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80059de:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80059e4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	78db      	ldrb	r3, [r3, #3]
 80059ea:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80059ec:	4313      	orrs	r3, r2
 80059ee:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	22ca      	movs	r2, #202	@ 0xca
 80059f6:	625a      	str	r2, [r3, #36]	@ 0x24
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2253      	movs	r2, #83	@ 0x53
 80059fe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005a00:	2513      	movs	r5, #19
 8005a02:	197c      	adds	r4, r7, r5
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	0018      	movs	r0, r3
 8005a08:	f000 fab8 	bl	8005f7c <RTC_EnterInitMode>
 8005a0c:	0003      	movs	r3, r0
 8005a0e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8005a10:	0028      	movs	r0, r5
 8005a12:	183b      	adds	r3, r7, r0
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d120      	bne.n	8005a5c <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	491a      	ldr	r1, [pc, #104]	@ (8005a8c <HAL_RTC_SetTime+0x14c>)
 8005a22:	400a      	ands	r2, r1
 8005a24:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4917      	ldr	r1, [pc, #92]	@ (8005a90 <HAL_RTC_SetTime+0x150>)
 8005a32:	400a      	ands	r2, r1
 8005a34:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	6899      	ldr	r1, [r3, #8]
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	68da      	ldr	r2, [r3, #12]
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	431a      	orrs	r2, r3
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005a4e:	183c      	adds	r4, r7, r0
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	0018      	movs	r0, r3
 8005a54:	f000 fad6 	bl	8006004 <RTC_ExitInitMode>
 8005a58:	0003      	movs	r3, r0
 8005a5a:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8005a5c:	2313      	movs	r3, #19
 8005a5e:	18fb      	adds	r3, r7, r3
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d103      	bne.n	8005a6e <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2221      	movs	r2, #33	@ 0x21
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	22ff      	movs	r2, #255	@ 0xff
 8005a74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2220      	movs	r2, #32
 8005a7a:	2100      	movs	r1, #0
 8005a7c:	5499      	strb	r1, [r3, r2]

  return status;
 8005a7e:	2313      	movs	r3, #19
 8005a80:	18fb      	adds	r3, r7, r3
 8005a82:	781b      	ldrb	r3, [r3, #0]
}
 8005a84:	0018      	movs	r0, r3
 8005a86:	46bd      	mov	sp, r7
 8005a88:	b006      	add	sp, #24
 8005a8a:	bdb0      	pop	{r4, r5, r7, pc}
 8005a8c:	007f7f7f 	.word	0x007f7f7f
 8005a90:	fffbffff 	.word	0xfffbffff

08005a94 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005a94:	b5b0      	push	{r4, r5, r7, lr}
 8005a96:	b086      	sub	sp, #24
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	5c9b      	ldrb	r3, [r3, r2]
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d101      	bne.n	8005ab2 <HAL_RTC_SetDate+0x1e>
 8005aae:	2302      	movs	r3, #2
 8005ab0:	e07e      	b.n	8005bb0 <HAL_RTC_SetDate+0x11c>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	2101      	movs	r1, #1
 8005ab8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2221      	movs	r2, #33	@ 0x21
 8005abe:	2102      	movs	r1, #2
 8005ac0:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d10e      	bne.n	8005ae6 <HAL_RTC_SetDate+0x52>
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	785b      	ldrb	r3, [r3, #1]
 8005acc:	001a      	movs	r2, r3
 8005ace:	2310      	movs	r3, #16
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	d008      	beq.n	8005ae6 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	785b      	ldrb	r3, [r3, #1]
 8005ad8:	2210      	movs	r2, #16
 8005ada:	4393      	bics	r3, r2
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	330a      	adds	r3, #10
 8005ae0:	b2da      	uxtb	r2, r3
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d11c      	bne.n	8005b26 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	78db      	ldrb	r3, [r3, #3]
 8005af0:	0018      	movs	r0, r3
 8005af2:	f000 fab1 	bl	8006058 <RTC_ByteToBcd2>
 8005af6:	0003      	movs	r3, r0
 8005af8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	785b      	ldrb	r3, [r3, #1]
 8005afe:	0018      	movs	r0, r3
 8005b00:	f000 faaa 	bl	8006058 <RTC_ByteToBcd2>
 8005b04:	0003      	movs	r3, r0
 8005b06:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005b08:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	789b      	ldrb	r3, [r3, #2]
 8005b0e:	0018      	movs	r0, r3
 8005b10:	f000 faa2 	bl	8006058 <RTC_ByteToBcd2>
 8005b14:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005b16:	0022      	movs	r2, r4
 8005b18:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005b20:	4313      	orrs	r3, r2
 8005b22:	617b      	str	r3, [r7, #20]
 8005b24:	e00e      	b.n	8005b44 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	78db      	ldrb	r3, [r3, #3]
 8005b2a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	785b      	ldrb	r3, [r3, #1]
 8005b30:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005b32:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005b34:	68ba      	ldr	r2, [r7, #8]
 8005b36:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005b38:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	781b      	ldrb	r3, [r3, #0]
 8005b3e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005b40:	4313      	orrs	r3, r2
 8005b42:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	22ca      	movs	r2, #202	@ 0xca
 8005b4a:	625a      	str	r2, [r3, #36]	@ 0x24
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2253      	movs	r2, #83	@ 0x53
 8005b52:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005b54:	2513      	movs	r5, #19
 8005b56:	197c      	adds	r4, r7, r5
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	0018      	movs	r0, r3
 8005b5c:	f000 fa0e 	bl	8005f7c <RTC_EnterInitMode>
 8005b60:	0003      	movs	r3, r0
 8005b62:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8005b64:	0028      	movs	r0, r5
 8005b66:	183b      	adds	r3, r7, r0
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10c      	bne.n	8005b88 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	697a      	ldr	r2, [r7, #20]
 8005b74:	4910      	ldr	r1, [pc, #64]	@ (8005bb8 <HAL_RTC_SetDate+0x124>)
 8005b76:	400a      	ands	r2, r1
 8005b78:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005b7a:	183c      	adds	r4, r7, r0
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	0018      	movs	r0, r3
 8005b80:	f000 fa40 	bl	8006004 <RTC_ExitInitMode>
 8005b84:	0003      	movs	r3, r0
 8005b86:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8005b88:	2313      	movs	r3, #19
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d103      	bne.n	8005b9a <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2221      	movs	r2, #33	@ 0x21
 8005b96:	2101      	movs	r1, #1
 8005b98:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	22ff      	movs	r2, #255	@ 0xff
 8005ba0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2220      	movs	r2, #32
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	5499      	strb	r1, [r3, r2]

  return status;
 8005baa:	2313      	movs	r3, #19
 8005bac:	18fb      	adds	r3, r7, r3
 8005bae:	781b      	ldrb	r3, [r3, #0]
}
 8005bb0:	0018      	movs	r0, r3
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	b006      	add	sp, #24
 8005bb6:	bdb0      	pop	{r4, r5, r7, pc}
 8005bb8:	00ffff3f 	.word	0x00ffff3f

08005bbc <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005bbc:	b590      	push	{r4, r7, lr}
 8005bbe:	b089      	sub	sp, #36	@ 0x24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005bc8:	4ba7      	ldr	r3, [pc, #668]	@ (8005e68 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	22fa      	movs	r2, #250	@ 0xfa
 8005bce:	01d1      	lsls	r1, r2, #7
 8005bd0:	0018      	movs	r0, r3
 8005bd2:	f7fa fa99 	bl	8000108 <__udivsi3>
 8005bd6:	0003      	movs	r3, r0
 8005bd8:	001a      	movs	r2, r3
 8005bda:	0013      	movs	r3, r2
 8005bdc:	015b      	lsls	r3, r3, #5
 8005bde:	1a9b      	subs	r3, r3, r2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	189b      	adds	r3, r3, r2
 8005be4:	00db      	lsls	r3, r3, #3
 8005be6:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8005be8:	2300      	movs	r3, #0
 8005bea:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	5c9b      	ldrb	r3, [r3, r2]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d101      	bne.n	8005bfe <HAL_RTC_SetAlarm_IT+0x42>
 8005bfa:	2302      	movs	r3, #2
 8005bfc:	e130      	b.n	8005e60 <HAL_RTC_SetAlarm_IT+0x2a4>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2220      	movs	r2, #32
 8005c02:	2101      	movs	r1, #1
 8005c04:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2221      	movs	r2, #33	@ 0x21
 8005c0a:	2102      	movs	r1, #2
 8005c0c:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d136      	bne.n	8005c82 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	2240      	movs	r2, #64	@ 0x40
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	d102      	bne.n	8005c26 <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	2200      	movs	r2, #0
 8005c24:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	0018      	movs	r0, r3
 8005c2c:	f000 fa14 	bl	8006058 <RTC_ByteToBcd2>
 8005c30:	0003      	movs	r3, r0
 8005c32:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	785b      	ldrb	r3, [r3, #1]
 8005c38:	0018      	movs	r0, r3
 8005c3a:	f000 fa0d 	bl	8006058 <RTC_ByteToBcd2>
 8005c3e:	0003      	movs	r3, r0
 8005c40:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005c42:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	789b      	ldrb	r3, [r3, #2]
 8005c48:	0018      	movs	r0, r3
 8005c4a:	f000 fa05 	bl	8006058 <RTC_ByteToBcd2>
 8005c4e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005c50:	0022      	movs	r2, r4
 8005c52:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	78db      	ldrb	r3, [r3, #3]
 8005c58:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	2220      	movs	r2, #32
 8005c62:	5c9b      	ldrb	r3, [r3, r2]
 8005c64:	0018      	movs	r0, r3
 8005c66:	f000 f9f7 	bl	8006058 <RTC_ByteToBcd2>
 8005c6a:	0003      	movs	r3, r0
 8005c6c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8005c6e:	0022      	movs	r2, r4
 8005c70:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8005c76:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	61fb      	str	r3, [r7, #28]
 8005c80:	e022      	b.n	8005cc8 <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	2240      	movs	r2, #64	@ 0x40
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	d102      	bne.n	8005c94 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	2200      	movs	r2, #0
 8005c92:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	785b      	ldrb	r3, [r3, #1]
 8005c9e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005ca0:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8005ca6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	78db      	ldrb	r3, [r3, #3]
 8005cac:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8005cae:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	2120      	movs	r1, #32
 8005cb4:	5c5b      	ldrb	r3, [r3, r1]
 8005cb6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005cb8:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005cbe:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	22ca      	movs	r2, #202	@ 0xca
 8005cda:	625a      	str	r2, [r3, #36]	@ 0x24
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2253      	movs	r2, #83	@ 0x53
 8005ce2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ce8:	2380      	movs	r3, #128	@ 0x80
 8005cea:	005b      	lsls	r3, r3, #1
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d146      	bne.n	8005d7e <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689a      	ldr	r2, [r3, #8]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	495c      	ldr	r1, [pc, #368]	@ (8005e6c <HAL_RTC_SetAlarm_IT+0x2b0>)
 8005cfc:	400a      	ands	r2, r1
 8005cfe:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	22ff      	movs	r2, #255	@ 0xff
 8005d08:	401a      	ands	r2, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4958      	ldr	r1, [pc, #352]	@ (8005e70 <HAL_RTC_SetAlarm_IT+0x2b4>)
 8005d10:	430a      	orrs	r2, r1
 8005d12:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	3b01      	subs	r3, #1
 8005d18:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d10d      	bne.n	8005d3c <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	22ff      	movs	r2, #255	@ 0xff
 8005d26:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2221      	movs	r2, #33	@ 0x21
 8005d2c:	2103      	movs	r1, #3
 8005d2e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2220      	movs	r2, #32
 8005d34:	2100      	movs	r1, #0
 8005d36:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e091      	b.n	8005e60 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	2201      	movs	r2, #1
 8005d44:	4013      	ands	r3, r2
 8005d46:	d0e5      	beq.n	8005d14 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	69fa      	ldr	r2, [r7, #28]
 8005d4e:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	69ba      	ldr	r2, [r7, #24]
 8005d56:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689a      	ldr	r2, [r3, #8]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2180      	movs	r1, #128	@ 0x80
 8005d64:	0049      	lsls	r1, r1, #1
 8005d66:	430a      	orrs	r2, r1
 8005d68:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	689a      	ldr	r2, [r3, #8]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2180      	movs	r1, #128	@ 0x80
 8005d76:	0149      	lsls	r1, r1, #5
 8005d78:	430a      	orrs	r2, r1
 8005d7a:	609a      	str	r2, [r3, #8]
 8005d7c:	e055      	b.n	8005e2a <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	493a      	ldr	r1, [pc, #232]	@ (8005e74 <HAL_RTC_SetAlarm_IT+0x2b8>)
 8005d8a:	400a      	ands	r2, r1
 8005d8c:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	22ff      	movs	r2, #255	@ 0xff
 8005d96:	401a      	ands	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4936      	ldr	r1, [pc, #216]	@ (8005e78 <HAL_RTC_SetAlarm_IT+0x2bc>)
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005da2:	4b31      	ldr	r3, [pc, #196]	@ (8005e68 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	22fa      	movs	r2, #250	@ 0xfa
 8005da8:	01d1      	lsls	r1, r2, #7
 8005daa:	0018      	movs	r0, r3
 8005dac:	f7fa f9ac 	bl	8000108 <__udivsi3>
 8005db0:	0003      	movs	r3, r0
 8005db2:	001a      	movs	r2, r3
 8005db4:	0013      	movs	r3, r2
 8005db6:	015b      	lsls	r3, r3, #5
 8005db8:	1a9b      	subs	r3, r3, r2
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	189b      	adds	r3, r3, r2
 8005dbe:	00db      	lsls	r3, r3, #3
 8005dc0:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	3b01      	subs	r3, #1
 8005dc6:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d10d      	bne.n	8005dea <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	22ff      	movs	r2, #255	@ 0xff
 8005dd4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2221      	movs	r2, #33	@ 0x21
 8005dda:	2103      	movs	r1, #3
 8005ddc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2220      	movs	r2, #32
 8005de2:	2100      	movs	r1, #0
 8005de4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e03a      	b.n	8005e60 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	2202      	movs	r2, #2
 8005df2:	4013      	ands	r3, r2
 8005df4:	d0e5      	beq.n	8005dc2 <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	69fa      	ldr	r2, [r7, #28]
 8005dfc:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	69ba      	ldr	r2, [r7, #24]
 8005e04:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2180      	movs	r1, #128	@ 0x80
 8005e12:	0089      	lsls	r1, r1, #2
 8005e14:	430a      	orrs	r2, r1
 8005e16:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2180      	movs	r1, #128	@ 0x80
 8005e24:	0189      	lsls	r1, r1, #6
 8005e26:	430a      	orrs	r2, r1
 8005e28:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005e2a:	4b14      	ldr	r3, [pc, #80]	@ (8005e7c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	4b13      	ldr	r3, [pc, #76]	@ (8005e7c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005e30:	2180      	movs	r1, #128	@ 0x80
 8005e32:	0289      	lsls	r1, r1, #10
 8005e34:	430a      	orrs	r2, r1
 8005e36:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005e38:	4b10      	ldr	r3, [pc, #64]	@ (8005e7c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005e3a:	689a      	ldr	r2, [r3, #8]
 8005e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e7c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005e3e:	2180      	movs	r1, #128	@ 0x80
 8005e40:	0289      	lsls	r1, r1, #10
 8005e42:	430a      	orrs	r2, r1
 8005e44:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	22ff      	movs	r2, #255	@ 0xff
 8005e4c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2221      	movs	r2, #33	@ 0x21
 8005e52:	2101      	movs	r1, #1
 8005e54:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2220      	movs	r2, #32
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	0018      	movs	r0, r3
 8005e62:	46bd      	mov	sp, r7
 8005e64:	b009      	add	sp, #36	@ 0x24
 8005e66:	bd90      	pop	{r4, r7, pc}
 8005e68:	20000000 	.word	0x20000000
 8005e6c:	fffffeff 	.word	0xfffffeff
 8005e70:	fffffe7f 	.word	0xfffffe7f
 8005e74:	fffffdff 	.word	0xfffffdff
 8005e78:	fffffd7f 	.word	0xfffffd7f
 8005e7c:	40010400 	.word	0x40010400

08005e80 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b082      	sub	sp, #8
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005e88:	4b21      	ldr	r3, [pc, #132]	@ (8005f10 <HAL_RTC_AlarmIRQHandler+0x90>)
 8005e8a:	2280      	movs	r2, #128	@ 0x80
 8005e8c:	0292      	lsls	r2, r2, #10
 8005e8e:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689a      	ldr	r2, [r3, #8]
 8005e96:	2380      	movs	r3, #128	@ 0x80
 8005e98:	015b      	lsls	r3, r3, #5
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	d014      	beq.n	8005ec8 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	2380      	movs	r3, #128	@ 0x80
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	d00d      	beq.n	8005ec8 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	68db      	ldr	r3, [r3, #12]
 8005eb2:	22ff      	movs	r2, #255	@ 0xff
 8005eb4:	401a      	ands	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4916      	ldr	r1, [pc, #88]	@ (8005f14 <HAL_RTC_AlarmIRQHandler+0x94>)
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	0018      	movs	r0, r3
 8005ec4:	f000 f82a 	bl	8005f1c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	689a      	ldr	r2, [r3, #8]
 8005ece:	2380      	movs	r3, #128	@ 0x80
 8005ed0:	019b      	lsls	r3, r3, #6
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	d014      	beq.n	8005f00 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	2380      	movs	r3, #128	@ 0x80
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	d00d      	beq.n	8005f00 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	22ff      	movs	r2, #255	@ 0xff
 8005eec:	401a      	ands	r2, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4909      	ldr	r1, [pc, #36]	@ (8005f18 <HAL_RTC_AlarmIRQHandler+0x98>)
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	0018      	movs	r0, r3
 8005efc:	f000 f8cd 	bl	800609a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2221      	movs	r2, #33	@ 0x21
 8005f04:	2101      	movs	r1, #1
 8005f06:	5499      	strb	r1, [r3, r2]
}
 8005f08:	46c0      	nop			@ (mov r8, r8)
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	b002      	add	sp, #8
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	40010400 	.word	0x40010400
 8005f14:	fffffe7f 	.word	0xfffffe7f
 8005f18:	fffffd7f 	.word	0xfffffd7f

08005f1c <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8005f24:	46c0      	nop			@ (mov r8, r8)
 8005f26:	46bd      	mov	sp, r7
 8005f28:	b002      	add	sp, #8
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f34:	2300      	movs	r3, #0
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a0e      	ldr	r2, [pc, #56]	@ (8005f78 <HAL_RTC_WaitForSynchro+0x4c>)
 8005f3e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f40:	f7fe f9fc 	bl	800433c <HAL_GetTick>
 8005f44:	0003      	movs	r3, r0
 8005f46:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f48:	e00a      	b.n	8005f60 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f4a:	f7fe f9f7 	bl	800433c <HAL_GetTick>
 8005f4e:	0002      	movs	r2, r0
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	1ad2      	subs	r2, r2, r3
 8005f54:	23fa      	movs	r3, #250	@ 0xfa
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d901      	bls.n	8005f60 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e006      	b.n	8005f6e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	2220      	movs	r2, #32
 8005f68:	4013      	ands	r3, r2
 8005f6a:	d0ee      	beq.n	8005f4a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	0018      	movs	r0, r3
 8005f70:	46bd      	mov	sp, r7
 8005f72:	b004      	add	sp, #16
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	46c0      	nop			@ (mov r8, r8)
 8005f78:	0001ff5f 	.word	0x0001ff5f

08005f7c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f84:	2300      	movs	r3, #0
 8005f86:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005f88:	230f      	movs	r3, #15
 8005f8a:	18fb      	adds	r3, r7, r3
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	2240      	movs	r2, #64	@ 0x40
 8005f98:	4013      	ands	r3, r2
 8005f9a:	d12c      	bne.n	8005ff6 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68da      	ldr	r2, [r3, #12]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2180      	movs	r1, #128	@ 0x80
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005fac:	f7fe f9c6 	bl	800433c <HAL_GetTick>
 8005fb0:	0003      	movs	r3, r0
 8005fb2:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005fb4:	e014      	b.n	8005fe0 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005fb6:	f7fe f9c1 	bl	800433c <HAL_GetTick>
 8005fba:	0002      	movs	r2, r0
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	1ad2      	subs	r2, r2, r3
 8005fc0:	200f      	movs	r0, #15
 8005fc2:	183b      	adds	r3, r7, r0
 8005fc4:	1839      	adds	r1, r7, r0
 8005fc6:	7809      	ldrb	r1, [r1, #0]
 8005fc8:	7019      	strb	r1, [r3, #0]
 8005fca:	23fa      	movs	r3, #250	@ 0xfa
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d906      	bls.n	8005fe0 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2221      	movs	r2, #33	@ 0x21
 8005fd6:	2104      	movs	r1, #4
 8005fd8:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8005fda:	183b      	adds	r3, r7, r0
 8005fdc:	2201      	movs	r2, #1
 8005fde:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	2240      	movs	r2, #64	@ 0x40
 8005fe8:	4013      	ands	r3, r2
 8005fea:	d104      	bne.n	8005ff6 <RTC_EnterInitMode+0x7a>
 8005fec:	230f      	movs	r3, #15
 8005fee:	18fb      	adds	r3, r7, r3
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d1df      	bne.n	8005fb6 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8005ff6:	230f      	movs	r3, #15
 8005ff8:	18fb      	adds	r3, r7, r3
 8005ffa:	781b      	ldrb	r3, [r3, #0]
}
 8005ffc:	0018      	movs	r0, r3
 8005ffe:	46bd      	mov	sp, r7
 8006000:	b004      	add	sp, #16
 8006002:	bd80      	pop	{r7, pc}

08006004 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006004:	b590      	push	{r4, r7, lr}
 8006006:	b085      	sub	sp, #20
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800600c:	240f      	movs	r4, #15
 800600e:	193b      	adds	r3, r7, r4
 8006010:	2200      	movs	r2, #0
 8006012:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68da      	ldr	r2, [r3, #12]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2180      	movs	r1, #128	@ 0x80
 8006020:	438a      	bics	r2, r1
 8006022:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	2220      	movs	r2, #32
 800602c:	4013      	ands	r3, r2
 800602e:	d10c      	bne.n	800604a <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	0018      	movs	r0, r3
 8006034:	f7ff ff7a 	bl	8005f2c <HAL_RTC_WaitForSynchro>
 8006038:	1e03      	subs	r3, r0, #0
 800603a:	d006      	beq.n	800604a <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2221      	movs	r2, #33	@ 0x21
 8006040:	2104      	movs	r1, #4
 8006042:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8006044:	193b      	adds	r3, r7, r4
 8006046:	2201      	movs	r2, #1
 8006048:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800604a:	230f      	movs	r3, #15
 800604c:	18fb      	adds	r3, r7, r3
 800604e:	781b      	ldrb	r3, [r3, #0]
}
 8006050:	0018      	movs	r0, r3
 8006052:	46bd      	mov	sp, r7
 8006054:	b005      	add	sp, #20
 8006056:	bd90      	pop	{r4, r7, pc}

08006058 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	0002      	movs	r2, r0
 8006060:	1dfb      	adds	r3, r7, #7
 8006062:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8006064:	2300      	movs	r3, #0
 8006066:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8006068:	e007      	b.n	800607a <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	3301      	adds	r3, #1
 800606e:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006070:	1dfb      	adds	r3, r7, #7
 8006072:	1dfa      	adds	r2, r7, #7
 8006074:	7812      	ldrb	r2, [r2, #0]
 8006076:	3a0a      	subs	r2, #10
 8006078:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 800607a:	1dfb      	adds	r3, r7, #7
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	2b09      	cmp	r3, #9
 8006080:	d8f3      	bhi.n	800606a <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	b2db      	uxtb	r3, r3
 8006086:	011b      	lsls	r3, r3, #4
 8006088:	b2da      	uxtb	r2, r3
 800608a:	1dfb      	adds	r3, r7, #7
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	4313      	orrs	r3, r2
 8006090:	b2db      	uxtb	r3, r3
}
 8006092:	0018      	movs	r0, r3
 8006094:	46bd      	mov	sp, r7
 8006096:	b004      	add	sp, #16
 8006098:	bd80      	pop	{r7, pc}

0800609a <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b082      	sub	sp, #8
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80060a2:	46c0      	nop			@ (mov r8, r8)
 80060a4:	46bd      	mov	sp, r7
 80060a6:	b002      	add	sp, #8
 80060a8:	bd80      	pop	{r7, pc}
	...

080060ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e083      	b.n	80061c6 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d109      	bne.n	80060da <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	685a      	ldr	r2, [r3, #4]
 80060ca:	2382      	movs	r3, #130	@ 0x82
 80060cc:	005b      	lsls	r3, r3, #1
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d009      	beq.n	80060e6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	61da      	str	r2, [r3, #28]
 80060d8:	e005      	b.n	80060e6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2251      	movs	r2, #81	@ 0x51
 80060f0:	5c9b      	ldrb	r3, [r3, r2]
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d107      	bne.n	8006108 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2250      	movs	r2, #80	@ 0x50
 80060fc:	2100      	movs	r1, #0
 80060fe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	0018      	movs	r0, r3
 8006104:	f7fd ff88 	bl	8004018 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2251      	movs	r2, #81	@ 0x51
 800610c:	2102      	movs	r1, #2
 800610e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2140      	movs	r1, #64	@ 0x40
 800611c:	438a      	bics	r2, r1
 800611e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685a      	ldr	r2, [r3, #4]
 8006124:	2382      	movs	r3, #130	@ 0x82
 8006126:	005b      	lsls	r3, r3, #1
 8006128:	401a      	ands	r2, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6899      	ldr	r1, [r3, #8]
 800612e:	2384      	movs	r3, #132	@ 0x84
 8006130:	021b      	lsls	r3, r3, #8
 8006132:	400b      	ands	r3, r1
 8006134:	431a      	orrs	r2, r3
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68d9      	ldr	r1, [r3, #12]
 800613a:	2380      	movs	r3, #128	@ 0x80
 800613c:	011b      	lsls	r3, r3, #4
 800613e:	400b      	ands	r3, r1
 8006140:	431a      	orrs	r2, r3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	2102      	movs	r1, #2
 8006148:	400b      	ands	r3, r1
 800614a:	431a      	orrs	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	695b      	ldr	r3, [r3, #20]
 8006150:	2101      	movs	r1, #1
 8006152:	400b      	ands	r3, r1
 8006154:	431a      	orrs	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6999      	ldr	r1, [r3, #24]
 800615a:	2380      	movs	r3, #128	@ 0x80
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	400b      	ands	r3, r1
 8006160:	431a      	orrs	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	2138      	movs	r1, #56	@ 0x38
 8006168:	400b      	ands	r3, r1
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a1b      	ldr	r3, [r3, #32]
 8006170:	2180      	movs	r1, #128	@ 0x80
 8006172:	400b      	ands	r3, r1
 8006174:	431a      	orrs	r2, r3
 8006176:	0011      	movs	r1, r2
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800617c:	2380      	movs	r3, #128	@ 0x80
 800617e:	019b      	lsls	r3, r3, #6
 8006180:	401a      	ands	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	0c1b      	lsrs	r3, r3, #16
 8006190:	2204      	movs	r2, #4
 8006192:	4013      	ands	r3, r2
 8006194:	0019      	movs	r1, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800619a:	2210      	movs	r2, #16
 800619c:	401a      	ands	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	430a      	orrs	r2, r1
 80061a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	69da      	ldr	r2, [r3, #28]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4907      	ldr	r1, [pc, #28]	@ (80061d0 <HAL_SPI_Init+0x124>)
 80061b2:	400a      	ands	r2, r1
 80061b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2251      	movs	r2, #81	@ 0x51
 80061c0:	2101      	movs	r1, #1
 80061c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	0018      	movs	r0, r3
 80061c8:	46bd      	mov	sp, r7
 80061ca:	b002      	add	sp, #8
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	46c0      	nop			@ (mov r8, r8)
 80061d0:	fffff7ff 	.word	0xfffff7ff

080061d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d101      	bne.n	80061e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e044      	b.n	8006270 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d107      	bne.n	80061fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2278      	movs	r2, #120	@ 0x78
 80061f2:	2100      	movs	r1, #0
 80061f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	0018      	movs	r0, r3
 80061fa:	f7fd ff73 	bl	80040e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2224      	movs	r2, #36	@ 0x24
 8006202:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2101      	movs	r1, #1
 8006210:	438a      	bics	r2, r1
 8006212:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	0018      	movs	r0, r3
 8006220:	f000 fde6 	bl	8006df0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	0018      	movs	r0, r3
 8006228:	f000 fb44 	bl	80068b4 <UART_SetConfig>
 800622c:	0003      	movs	r3, r0
 800622e:	2b01      	cmp	r3, #1
 8006230:	d101      	bne.n	8006236 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e01c      	b.n	8006270 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	490d      	ldr	r1, [pc, #52]	@ (8006278 <HAL_UART_Init+0xa4>)
 8006242:	400a      	ands	r2, r1
 8006244:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	689a      	ldr	r2, [r3, #8]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	212a      	movs	r1, #42	@ 0x2a
 8006252:	438a      	bics	r2, r1
 8006254:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2101      	movs	r1, #1
 8006262:	430a      	orrs	r2, r1
 8006264:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	0018      	movs	r0, r3
 800626a:	f000 fe75 	bl	8006f58 <UART_CheckIdleState>
 800626e:	0003      	movs	r3, r0
}
 8006270:	0018      	movs	r0, r3
 8006272:	46bd      	mov	sp, r7
 8006274:	b002      	add	sp, #8
 8006276:	bd80      	pop	{r7, pc}
 8006278:	ffffb7ff 	.word	0xffffb7ff

0800627c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800627c:	b590      	push	{r4, r7, lr}
 800627e:	b0ab      	sub	sp, #172	@ 0xac
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	22a4      	movs	r2, #164	@ 0xa4
 800628c:	18b9      	adds	r1, r7, r2
 800628e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	20a0      	movs	r0, #160	@ 0xa0
 8006298:	1839      	adds	r1, r7, r0
 800629a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	219c      	movs	r1, #156	@ 0x9c
 80062a4:	1879      	adds	r1, r7, r1
 80062a6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80062a8:	0011      	movs	r1, r2
 80062aa:	18bb      	adds	r3, r7, r2
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a99      	ldr	r2, [pc, #612]	@ (8006514 <HAL_UART_IRQHandler+0x298>)
 80062b0:	4013      	ands	r3, r2
 80062b2:	2298      	movs	r2, #152	@ 0x98
 80062b4:	18bc      	adds	r4, r7, r2
 80062b6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80062b8:	18bb      	adds	r3, r7, r2
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d114      	bne.n	80062ea <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80062c0:	187b      	adds	r3, r7, r1
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2220      	movs	r2, #32
 80062c6:	4013      	ands	r3, r2
 80062c8:	d00f      	beq.n	80062ea <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80062ca:	183b      	adds	r3, r7, r0
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2220      	movs	r2, #32
 80062d0:	4013      	ands	r3, r2
 80062d2:	d00a      	beq.n	80062ea <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d100      	bne.n	80062de <HAL_UART_IRQHandler+0x62>
 80062dc:	e2be      	b.n	800685c <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	0010      	movs	r0, r2
 80062e6:	4798      	blx	r3
      }
      return;
 80062e8:	e2b8      	b.n	800685c <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80062ea:	2398      	movs	r3, #152	@ 0x98
 80062ec:	18fb      	adds	r3, r7, r3
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d100      	bne.n	80062f6 <HAL_UART_IRQHandler+0x7a>
 80062f4:	e114      	b.n	8006520 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80062f6:	239c      	movs	r3, #156	@ 0x9c
 80062f8:	18fb      	adds	r3, r7, r3
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2201      	movs	r2, #1
 80062fe:	4013      	ands	r3, r2
 8006300:	d106      	bne.n	8006310 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006302:	23a0      	movs	r3, #160	@ 0xa0
 8006304:	18fb      	adds	r3, r7, r3
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a83      	ldr	r2, [pc, #524]	@ (8006518 <HAL_UART_IRQHandler+0x29c>)
 800630a:	4013      	ands	r3, r2
 800630c:	d100      	bne.n	8006310 <HAL_UART_IRQHandler+0x94>
 800630e:	e107      	b.n	8006520 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006310:	23a4      	movs	r3, #164	@ 0xa4
 8006312:	18fb      	adds	r3, r7, r3
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2201      	movs	r2, #1
 8006318:	4013      	ands	r3, r2
 800631a:	d012      	beq.n	8006342 <HAL_UART_IRQHandler+0xc6>
 800631c:	23a0      	movs	r3, #160	@ 0xa0
 800631e:	18fb      	adds	r3, r7, r3
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	2380      	movs	r3, #128	@ 0x80
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	4013      	ands	r3, r2
 8006328:	d00b      	beq.n	8006342 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2201      	movs	r2, #1
 8006330:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2284      	movs	r2, #132	@ 0x84
 8006336:	589b      	ldr	r3, [r3, r2]
 8006338:	2201      	movs	r2, #1
 800633a:	431a      	orrs	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2184      	movs	r1, #132	@ 0x84
 8006340:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006342:	23a4      	movs	r3, #164	@ 0xa4
 8006344:	18fb      	adds	r3, r7, r3
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2202      	movs	r2, #2
 800634a:	4013      	ands	r3, r2
 800634c:	d011      	beq.n	8006372 <HAL_UART_IRQHandler+0xf6>
 800634e:	239c      	movs	r3, #156	@ 0x9c
 8006350:	18fb      	adds	r3, r7, r3
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2201      	movs	r2, #1
 8006356:	4013      	ands	r3, r2
 8006358:	d00b      	beq.n	8006372 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2202      	movs	r2, #2
 8006360:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2284      	movs	r2, #132	@ 0x84
 8006366:	589b      	ldr	r3, [r3, r2]
 8006368:	2204      	movs	r2, #4
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2184      	movs	r1, #132	@ 0x84
 8006370:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006372:	23a4      	movs	r3, #164	@ 0xa4
 8006374:	18fb      	adds	r3, r7, r3
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2204      	movs	r2, #4
 800637a:	4013      	ands	r3, r2
 800637c:	d011      	beq.n	80063a2 <HAL_UART_IRQHandler+0x126>
 800637e:	239c      	movs	r3, #156	@ 0x9c
 8006380:	18fb      	adds	r3, r7, r3
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2201      	movs	r2, #1
 8006386:	4013      	ands	r3, r2
 8006388:	d00b      	beq.n	80063a2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2204      	movs	r2, #4
 8006390:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2284      	movs	r2, #132	@ 0x84
 8006396:	589b      	ldr	r3, [r3, r2]
 8006398:	2202      	movs	r2, #2
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2184      	movs	r1, #132	@ 0x84
 80063a0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80063a2:	23a4      	movs	r3, #164	@ 0xa4
 80063a4:	18fb      	adds	r3, r7, r3
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2208      	movs	r2, #8
 80063aa:	4013      	ands	r3, r2
 80063ac:	d017      	beq.n	80063de <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80063ae:	23a0      	movs	r3, #160	@ 0xa0
 80063b0:	18fb      	adds	r3, r7, r3
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2220      	movs	r2, #32
 80063b6:	4013      	ands	r3, r2
 80063b8:	d105      	bne.n	80063c6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80063ba:	239c      	movs	r3, #156	@ 0x9c
 80063bc:	18fb      	adds	r3, r7, r3
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2201      	movs	r2, #1
 80063c2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80063c4:	d00b      	beq.n	80063de <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	2208      	movs	r2, #8
 80063cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2284      	movs	r2, #132	@ 0x84
 80063d2:	589b      	ldr	r3, [r3, r2]
 80063d4:	2208      	movs	r2, #8
 80063d6:	431a      	orrs	r2, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2184      	movs	r1, #132	@ 0x84
 80063dc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80063de:	23a4      	movs	r3, #164	@ 0xa4
 80063e0:	18fb      	adds	r3, r7, r3
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	2380      	movs	r3, #128	@ 0x80
 80063e6:	011b      	lsls	r3, r3, #4
 80063e8:	4013      	ands	r3, r2
 80063ea:	d013      	beq.n	8006414 <HAL_UART_IRQHandler+0x198>
 80063ec:	23a0      	movs	r3, #160	@ 0xa0
 80063ee:	18fb      	adds	r3, r7, r3
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	2380      	movs	r3, #128	@ 0x80
 80063f4:	04db      	lsls	r3, r3, #19
 80063f6:	4013      	ands	r3, r2
 80063f8:	d00c      	beq.n	8006414 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	2280      	movs	r2, #128	@ 0x80
 8006400:	0112      	lsls	r2, r2, #4
 8006402:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2284      	movs	r2, #132	@ 0x84
 8006408:	589b      	ldr	r3, [r3, r2]
 800640a:	2220      	movs	r2, #32
 800640c:	431a      	orrs	r2, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2184      	movs	r1, #132	@ 0x84
 8006412:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2284      	movs	r2, #132	@ 0x84
 8006418:	589b      	ldr	r3, [r3, r2]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d100      	bne.n	8006420 <HAL_UART_IRQHandler+0x1a4>
 800641e:	e21f      	b.n	8006860 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006420:	23a4      	movs	r3, #164	@ 0xa4
 8006422:	18fb      	adds	r3, r7, r3
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2220      	movs	r2, #32
 8006428:	4013      	ands	r3, r2
 800642a:	d00e      	beq.n	800644a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800642c:	23a0      	movs	r3, #160	@ 0xa0
 800642e:	18fb      	adds	r3, r7, r3
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2220      	movs	r2, #32
 8006434:	4013      	ands	r3, r2
 8006436:	d008      	beq.n	800644a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800643c:	2b00      	cmp	r3, #0
 800643e:	d004      	beq.n	800644a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	0010      	movs	r0, r2
 8006448:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2284      	movs	r2, #132	@ 0x84
 800644e:	589b      	ldr	r3, [r3, r2]
 8006450:	2194      	movs	r1, #148	@ 0x94
 8006452:	187a      	adds	r2, r7, r1
 8006454:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	2240      	movs	r2, #64	@ 0x40
 800645e:	4013      	ands	r3, r2
 8006460:	2b40      	cmp	r3, #64	@ 0x40
 8006462:	d004      	beq.n	800646e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006464:	187b      	adds	r3, r7, r1
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2228      	movs	r2, #40	@ 0x28
 800646a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800646c:	d047      	beq.n	80064fe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	0018      	movs	r0, r3
 8006472:	f000 fe89 	bl	8007188 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	2240      	movs	r2, #64	@ 0x40
 800647e:	4013      	ands	r3, r2
 8006480:	2b40      	cmp	r3, #64	@ 0x40
 8006482:	d137      	bne.n	80064f4 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006484:	f3ef 8310 	mrs	r3, PRIMASK
 8006488:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800648a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800648c:	2090      	movs	r0, #144	@ 0x90
 800648e:	183a      	adds	r2, r7, r0
 8006490:	6013      	str	r3, [r2, #0]
 8006492:	2301      	movs	r3, #1
 8006494:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006496:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006498:	f383 8810 	msr	PRIMASK, r3
}
 800649c:	46c0      	nop			@ (mov r8, r8)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689a      	ldr	r2, [r3, #8]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2140      	movs	r1, #64	@ 0x40
 80064aa:	438a      	bics	r2, r1
 80064ac:	609a      	str	r2, [r3, #8]
 80064ae:	183b      	adds	r3, r7, r0
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064b6:	f383 8810 	msr	PRIMASK, r3
}
 80064ba:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d012      	beq.n	80064ea <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064c8:	4a14      	ldr	r2, [pc, #80]	@ (800651c <HAL_UART_IRQHandler+0x2a0>)
 80064ca:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064d0:	0018      	movs	r0, r3
 80064d2:	f7fe f85b 	bl	800458c <HAL_DMA_Abort_IT>
 80064d6:	1e03      	subs	r3, r0, #0
 80064d8:	d01a      	beq.n	8006510 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064e4:	0018      	movs	r0, r3
 80064e6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064e8:	e012      	b.n	8006510 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	0018      	movs	r0, r3
 80064ee:	f000 f9cd 	bl	800688c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f2:	e00d      	b.n	8006510 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	0018      	movs	r0, r3
 80064f8:	f000 f9c8 	bl	800688c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064fc:	e008      	b.n	8006510 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	0018      	movs	r0, r3
 8006502:	f000 f9c3 	bl	800688c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2284      	movs	r2, #132	@ 0x84
 800650a:	2100      	movs	r1, #0
 800650c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800650e:	e1a7      	b.n	8006860 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006510:	46c0      	nop			@ (mov r8, r8)
    return;
 8006512:	e1a5      	b.n	8006860 <HAL_UART_IRQHandler+0x5e4>
 8006514:	0000080f 	.word	0x0000080f
 8006518:	04000120 	.word	0x04000120
 800651c:	08007251 	.word	0x08007251

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006524:	2b01      	cmp	r3, #1
 8006526:	d000      	beq.n	800652a <HAL_UART_IRQHandler+0x2ae>
 8006528:	e159      	b.n	80067de <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800652a:	23a4      	movs	r3, #164	@ 0xa4
 800652c:	18fb      	adds	r3, r7, r3
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2210      	movs	r2, #16
 8006532:	4013      	ands	r3, r2
 8006534:	d100      	bne.n	8006538 <HAL_UART_IRQHandler+0x2bc>
 8006536:	e152      	b.n	80067de <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006538:	23a0      	movs	r3, #160	@ 0xa0
 800653a:	18fb      	adds	r3, r7, r3
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2210      	movs	r2, #16
 8006540:	4013      	ands	r3, r2
 8006542:	d100      	bne.n	8006546 <HAL_UART_IRQHandler+0x2ca>
 8006544:	e14b      	b.n	80067de <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2210      	movs	r2, #16
 800654c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	2240      	movs	r2, #64	@ 0x40
 8006556:	4013      	ands	r3, r2
 8006558:	2b40      	cmp	r3, #64	@ 0x40
 800655a:	d000      	beq.n	800655e <HAL_UART_IRQHandler+0x2e2>
 800655c:	e0bf      	b.n	80066de <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	685a      	ldr	r2, [r3, #4]
 8006566:	217e      	movs	r1, #126	@ 0x7e
 8006568:	187b      	adds	r3, r7, r1
 800656a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800656c:	187b      	adds	r3, r7, r1
 800656e:	881b      	ldrh	r3, [r3, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d100      	bne.n	8006576 <HAL_UART_IRQHandler+0x2fa>
 8006574:	e095      	b.n	80066a2 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2258      	movs	r2, #88	@ 0x58
 800657a:	5a9b      	ldrh	r3, [r3, r2]
 800657c:	187a      	adds	r2, r7, r1
 800657e:	8812      	ldrh	r2, [r2, #0]
 8006580:	429a      	cmp	r2, r3
 8006582:	d300      	bcc.n	8006586 <HAL_UART_IRQHandler+0x30a>
 8006584:	e08d      	b.n	80066a2 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	187a      	adds	r2, r7, r1
 800658a:	215a      	movs	r1, #90	@ 0x5a
 800658c:	8812      	ldrh	r2, [r2, #0]
 800658e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2220      	movs	r2, #32
 800659a:	4013      	ands	r3, r2
 800659c:	d16f      	bne.n	800667e <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800659e:	f3ef 8310 	mrs	r3, PRIMASK
 80065a2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80065a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065a8:	2301      	movs	r3, #1
 80065aa:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ae:	f383 8810 	msr	PRIMASK, r3
}
 80065b2:	46c0      	nop			@ (mov r8, r8)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	49ad      	ldr	r1, [pc, #692]	@ (8006874 <HAL_UART_IRQHandler+0x5f8>)
 80065c0:	400a      	ands	r2, r1
 80065c2:	601a      	str	r2, [r3, #0]
 80065c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ca:	f383 8810 	msr	PRIMASK, r3
}
 80065ce:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065d0:	f3ef 8310 	mrs	r3, PRIMASK
 80065d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80065d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80065da:	2301      	movs	r3, #1
 80065dc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065e0:	f383 8810 	msr	PRIMASK, r3
}
 80065e4:	46c0      	nop			@ (mov r8, r8)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	689a      	ldr	r2, [r3, #8]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2101      	movs	r1, #1
 80065f2:	438a      	bics	r2, r1
 80065f4:	609a      	str	r2, [r3, #8]
 80065f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065f8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065fc:	f383 8810 	msr	PRIMASK, r3
}
 8006600:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006602:	f3ef 8310 	mrs	r3, PRIMASK
 8006606:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8006608:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800660a:	673b      	str	r3, [r7, #112]	@ 0x70
 800660c:	2301      	movs	r3, #1
 800660e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006612:	f383 8810 	msr	PRIMASK, r3
}
 8006616:	46c0      	nop			@ (mov r8, r8)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	689a      	ldr	r2, [r3, #8]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2140      	movs	r1, #64	@ 0x40
 8006624:	438a      	bics	r2, r1
 8006626:	609a      	str	r2, [r3, #8]
 8006628:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800662a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800662c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800662e:	f383 8810 	msr	PRIMASK, r3
}
 8006632:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2280      	movs	r2, #128	@ 0x80
 8006638:	2120      	movs	r1, #32
 800663a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006642:	f3ef 8310 	mrs	r3, PRIMASK
 8006646:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8006648:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800664a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800664c:	2301      	movs	r3, #1
 800664e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006650:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006652:	f383 8810 	msr	PRIMASK, r3
}
 8006656:	46c0      	nop			@ (mov r8, r8)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2110      	movs	r1, #16
 8006664:	438a      	bics	r2, r1
 8006666:	601a      	str	r2, [r3, #0]
 8006668:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800666a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800666c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800666e:	f383 8810 	msr	PRIMASK, r3
}
 8006672:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006678:	0018      	movs	r0, r3
 800667a:	f7fd ff47 	bl	800450c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2202      	movs	r2, #2
 8006682:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2258      	movs	r2, #88	@ 0x58
 8006688:	5a9a      	ldrh	r2, [r3, r2]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	215a      	movs	r1, #90	@ 0x5a
 800668e:	5a5b      	ldrh	r3, [r3, r1]
 8006690:	b29b      	uxth	r3, r3
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	b29a      	uxth	r2, r3
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	0011      	movs	r1, r2
 800669a:	0018      	movs	r0, r3
 800669c:	f000 f8fe 	bl	800689c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80066a0:	e0e0      	b.n	8006864 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2258      	movs	r2, #88	@ 0x58
 80066a6:	5a9b      	ldrh	r3, [r3, r2]
 80066a8:	227e      	movs	r2, #126	@ 0x7e
 80066aa:	18ba      	adds	r2, r7, r2
 80066ac:	8812      	ldrh	r2, [r2, #0]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d000      	beq.n	80066b4 <HAL_UART_IRQHandler+0x438>
 80066b2:	e0d7      	b.n	8006864 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2220      	movs	r2, #32
 80066be:	4013      	ands	r3, r2
 80066c0:	2b20      	cmp	r3, #32
 80066c2:	d000      	beq.n	80066c6 <HAL_UART_IRQHandler+0x44a>
 80066c4:	e0ce      	b.n	8006864 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2202      	movs	r2, #2
 80066ca:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2258      	movs	r2, #88	@ 0x58
 80066d0:	5a9a      	ldrh	r2, [r3, r2]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	0011      	movs	r1, r2
 80066d6:	0018      	movs	r0, r3
 80066d8:	f000 f8e0 	bl	800689c <HAL_UARTEx_RxEventCallback>
      return;
 80066dc:	e0c2      	b.n	8006864 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2258      	movs	r2, #88	@ 0x58
 80066e2:	5a99      	ldrh	r1, [r3, r2]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	225a      	movs	r2, #90	@ 0x5a
 80066e8:	5a9b      	ldrh	r3, [r3, r2]
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	208e      	movs	r0, #142	@ 0x8e
 80066ee:	183b      	adds	r3, r7, r0
 80066f0:	1a8a      	subs	r2, r1, r2
 80066f2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	225a      	movs	r2, #90	@ 0x5a
 80066f8:	5a9b      	ldrh	r3, [r3, r2]
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d100      	bne.n	8006702 <HAL_UART_IRQHandler+0x486>
 8006700:	e0b2      	b.n	8006868 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8006702:	183b      	adds	r3, r7, r0
 8006704:	881b      	ldrh	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d100      	bne.n	800670c <HAL_UART_IRQHandler+0x490>
 800670a:	e0ad      	b.n	8006868 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800670c:	f3ef 8310 	mrs	r3, PRIMASK
 8006710:	60fb      	str	r3, [r7, #12]
  return(result);
 8006712:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006714:	2488      	movs	r4, #136	@ 0x88
 8006716:	193a      	adds	r2, r7, r4
 8006718:	6013      	str	r3, [r2, #0]
 800671a:	2301      	movs	r3, #1
 800671c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	f383 8810 	msr	PRIMASK, r3
}
 8006724:	46c0      	nop			@ (mov r8, r8)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4951      	ldr	r1, [pc, #324]	@ (8006878 <HAL_UART_IRQHandler+0x5fc>)
 8006732:	400a      	ands	r2, r1
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	193b      	adds	r3, r7, r4
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f383 8810 	msr	PRIMASK, r3
}
 8006742:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006744:	f3ef 8310 	mrs	r3, PRIMASK
 8006748:	61bb      	str	r3, [r7, #24]
  return(result);
 800674a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800674c:	2484      	movs	r4, #132	@ 0x84
 800674e:	193a      	adds	r2, r7, r4
 8006750:	6013      	str	r3, [r2, #0]
 8006752:	2301      	movs	r3, #1
 8006754:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	f383 8810 	msr	PRIMASK, r3
}
 800675c:	46c0      	nop			@ (mov r8, r8)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	689a      	ldr	r2, [r3, #8]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2101      	movs	r1, #1
 800676a:	438a      	bics	r2, r1
 800676c:	609a      	str	r2, [r3, #8]
 800676e:	193b      	adds	r3, r7, r4
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006774:	6a3b      	ldr	r3, [r7, #32]
 8006776:	f383 8810 	msr	PRIMASK, r3
}
 800677a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2280      	movs	r2, #128	@ 0x80
 8006780:	2120      	movs	r1, #32
 8006782:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006790:	f3ef 8310 	mrs	r3, PRIMASK
 8006794:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006798:	2480      	movs	r4, #128	@ 0x80
 800679a:	193a      	adds	r2, r7, r4
 800679c:	6013      	str	r3, [r2, #0]
 800679e:	2301      	movs	r3, #1
 80067a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067a4:	f383 8810 	msr	PRIMASK, r3
}
 80067a8:	46c0      	nop			@ (mov r8, r8)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2110      	movs	r1, #16
 80067b6:	438a      	bics	r2, r1
 80067b8:	601a      	str	r2, [r3, #0]
 80067ba:	193b      	adds	r3, r7, r4
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067c2:	f383 8810 	msr	PRIMASK, r3
}
 80067c6:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2202      	movs	r2, #2
 80067cc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067ce:	183b      	adds	r3, r7, r0
 80067d0:	881a      	ldrh	r2, [r3, #0]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	0011      	movs	r1, r2
 80067d6:	0018      	movs	r0, r3
 80067d8:	f000 f860 	bl	800689c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80067dc:	e044      	b.n	8006868 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80067de:	23a4      	movs	r3, #164	@ 0xa4
 80067e0:	18fb      	adds	r3, r7, r3
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	2380      	movs	r3, #128	@ 0x80
 80067e6:	035b      	lsls	r3, r3, #13
 80067e8:	4013      	ands	r3, r2
 80067ea:	d010      	beq.n	800680e <HAL_UART_IRQHandler+0x592>
 80067ec:	239c      	movs	r3, #156	@ 0x9c
 80067ee:	18fb      	adds	r3, r7, r3
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	2380      	movs	r3, #128	@ 0x80
 80067f4:	03db      	lsls	r3, r3, #15
 80067f6:	4013      	ands	r3, r2
 80067f8:	d009      	beq.n	800680e <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2280      	movs	r2, #128	@ 0x80
 8006800:	0352      	lsls	r2, r2, #13
 8006802:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	0018      	movs	r0, r3
 8006808:	f000 fd60 	bl	80072cc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800680c:	e02f      	b.n	800686e <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800680e:	23a4      	movs	r3, #164	@ 0xa4
 8006810:	18fb      	adds	r3, r7, r3
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2280      	movs	r2, #128	@ 0x80
 8006816:	4013      	ands	r3, r2
 8006818:	d00f      	beq.n	800683a <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800681a:	23a0      	movs	r3, #160	@ 0xa0
 800681c:	18fb      	adds	r3, r7, r3
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2280      	movs	r2, #128	@ 0x80
 8006822:	4013      	ands	r3, r2
 8006824:	d009      	beq.n	800683a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800682a:	2b00      	cmp	r3, #0
 800682c:	d01e      	beq.n	800686c <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	0010      	movs	r0, r2
 8006836:	4798      	blx	r3
    }
    return;
 8006838:	e018      	b.n	800686c <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800683a:	23a4      	movs	r3, #164	@ 0xa4
 800683c:	18fb      	adds	r3, r7, r3
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2240      	movs	r2, #64	@ 0x40
 8006842:	4013      	ands	r3, r2
 8006844:	d013      	beq.n	800686e <HAL_UART_IRQHandler+0x5f2>
 8006846:	23a0      	movs	r3, #160	@ 0xa0
 8006848:	18fb      	adds	r3, r7, r3
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2240      	movs	r2, #64	@ 0x40
 800684e:	4013      	ands	r3, r2
 8006850:	d00d      	beq.n	800686e <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	0018      	movs	r0, r3
 8006856:	f000 fd0e 	bl	8007276 <UART_EndTransmit_IT>
    return;
 800685a:	e008      	b.n	800686e <HAL_UART_IRQHandler+0x5f2>
      return;
 800685c:	46c0      	nop			@ (mov r8, r8)
 800685e:	e006      	b.n	800686e <HAL_UART_IRQHandler+0x5f2>
    return;
 8006860:	46c0      	nop			@ (mov r8, r8)
 8006862:	e004      	b.n	800686e <HAL_UART_IRQHandler+0x5f2>
      return;
 8006864:	46c0      	nop			@ (mov r8, r8)
 8006866:	e002      	b.n	800686e <HAL_UART_IRQHandler+0x5f2>
      return;
 8006868:	46c0      	nop			@ (mov r8, r8)
 800686a:	e000      	b.n	800686e <HAL_UART_IRQHandler+0x5f2>
    return;
 800686c:	46c0      	nop			@ (mov r8, r8)
  }

}
 800686e:	46bd      	mov	sp, r7
 8006870:	b02b      	add	sp, #172	@ 0xac
 8006872:	bd90      	pop	{r4, r7, pc}
 8006874:	fffffeff 	.word	0xfffffeff
 8006878:	fffffedf 	.word	0xfffffedf

0800687c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b082      	sub	sp, #8
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006884:	46c0      	nop			@ (mov r8, r8)
 8006886:	46bd      	mov	sp, r7
 8006888:	b002      	add	sp, #8
 800688a:	bd80      	pop	{r7, pc}

0800688c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006894:	46c0      	nop			@ (mov r8, r8)
 8006896:	46bd      	mov	sp, r7
 8006898:	b002      	add	sp, #8
 800689a:	bd80      	pop	{r7, pc}

0800689c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b082      	sub	sp, #8
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	000a      	movs	r2, r1
 80068a6:	1cbb      	adds	r3, r7, #2
 80068a8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80068aa:	46c0      	nop			@ (mov r8, r8)
 80068ac:	46bd      	mov	sp, r7
 80068ae:	b002      	add	sp, #8
 80068b0:	bd80      	pop	{r7, pc}
	...

080068b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068b4:	b5b0      	push	{r4, r5, r7, lr}
 80068b6:	b08e      	sub	sp, #56	@ 0x38
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80068bc:	231a      	movs	r3, #26
 80068be:	2218      	movs	r2, #24
 80068c0:	189b      	adds	r3, r3, r2
 80068c2:	19db      	adds	r3, r3, r7
 80068c4:	2200      	movs	r2, #0
 80068c6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	689a      	ldr	r2, [r3, #8]
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	691b      	ldr	r3, [r3, #16]
 80068d0:	431a      	orrs	r2, r3
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	431a      	orrs	r2, r3
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	69db      	ldr	r3, [r3, #28]
 80068dc:	4313      	orrs	r3, r2
 80068de:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4ac3      	ldr	r2, [pc, #780]	@ (8006bf4 <UART_SetConfig+0x340>)
 80068e8:	4013      	ands	r3, r2
 80068ea:	0019      	movs	r1, r3
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068f2:	430a      	orrs	r2, r1
 80068f4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	4abe      	ldr	r2, [pc, #760]	@ (8006bf8 <UART_SetConfig+0x344>)
 80068fe:	4013      	ands	r3, r2
 8006900:	0019      	movs	r1, r3
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	68da      	ldr	r2, [r3, #12]
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	430a      	orrs	r2, r1
 800690c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	699b      	ldr	r3, [r3, #24]
 8006912:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4ab8      	ldr	r2, [pc, #736]	@ (8006bfc <UART_SetConfig+0x348>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d004      	beq.n	8006928 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006924:	4313      	orrs	r3, r2
 8006926:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	4ab4      	ldr	r2, [pc, #720]	@ (8006c00 <UART_SetConfig+0x34c>)
 8006930:	4013      	ands	r3, r2
 8006932:	0019      	movs	r1, r3
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800693a:	430a      	orrs	r2, r1
 800693c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4ab0      	ldr	r2, [pc, #704]	@ (8006c04 <UART_SetConfig+0x350>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d131      	bne.n	80069ac <UART_SetConfig+0xf8>
 8006948:	4baf      	ldr	r3, [pc, #700]	@ (8006c08 <UART_SetConfig+0x354>)
 800694a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800694c:	2203      	movs	r2, #3
 800694e:	4013      	ands	r3, r2
 8006950:	2b03      	cmp	r3, #3
 8006952:	d01d      	beq.n	8006990 <UART_SetConfig+0xdc>
 8006954:	d823      	bhi.n	800699e <UART_SetConfig+0xea>
 8006956:	2b02      	cmp	r3, #2
 8006958:	d00c      	beq.n	8006974 <UART_SetConfig+0xc0>
 800695a:	d820      	bhi.n	800699e <UART_SetConfig+0xea>
 800695c:	2b00      	cmp	r3, #0
 800695e:	d002      	beq.n	8006966 <UART_SetConfig+0xb2>
 8006960:	2b01      	cmp	r3, #1
 8006962:	d00e      	beq.n	8006982 <UART_SetConfig+0xce>
 8006964:	e01b      	b.n	800699e <UART_SetConfig+0xea>
 8006966:	231b      	movs	r3, #27
 8006968:	2218      	movs	r2, #24
 800696a:	189b      	adds	r3, r3, r2
 800696c:	19db      	adds	r3, r3, r7
 800696e:	2201      	movs	r2, #1
 8006970:	701a      	strb	r2, [r3, #0]
 8006972:	e0b4      	b.n	8006ade <UART_SetConfig+0x22a>
 8006974:	231b      	movs	r3, #27
 8006976:	2218      	movs	r2, #24
 8006978:	189b      	adds	r3, r3, r2
 800697a:	19db      	adds	r3, r3, r7
 800697c:	2202      	movs	r2, #2
 800697e:	701a      	strb	r2, [r3, #0]
 8006980:	e0ad      	b.n	8006ade <UART_SetConfig+0x22a>
 8006982:	231b      	movs	r3, #27
 8006984:	2218      	movs	r2, #24
 8006986:	189b      	adds	r3, r3, r2
 8006988:	19db      	adds	r3, r3, r7
 800698a:	2204      	movs	r2, #4
 800698c:	701a      	strb	r2, [r3, #0]
 800698e:	e0a6      	b.n	8006ade <UART_SetConfig+0x22a>
 8006990:	231b      	movs	r3, #27
 8006992:	2218      	movs	r2, #24
 8006994:	189b      	adds	r3, r3, r2
 8006996:	19db      	adds	r3, r3, r7
 8006998:	2208      	movs	r2, #8
 800699a:	701a      	strb	r2, [r3, #0]
 800699c:	e09f      	b.n	8006ade <UART_SetConfig+0x22a>
 800699e:	231b      	movs	r3, #27
 80069a0:	2218      	movs	r2, #24
 80069a2:	189b      	adds	r3, r3, r2
 80069a4:	19db      	adds	r3, r3, r7
 80069a6:	2210      	movs	r2, #16
 80069a8:	701a      	strb	r2, [r3, #0]
 80069aa:	e098      	b.n	8006ade <UART_SetConfig+0x22a>
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a96      	ldr	r2, [pc, #600]	@ (8006c0c <UART_SetConfig+0x358>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d131      	bne.n	8006a1a <UART_SetConfig+0x166>
 80069b6:	4b94      	ldr	r3, [pc, #592]	@ (8006c08 <UART_SetConfig+0x354>)
 80069b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069ba:	220c      	movs	r2, #12
 80069bc:	4013      	ands	r3, r2
 80069be:	2b0c      	cmp	r3, #12
 80069c0:	d01d      	beq.n	80069fe <UART_SetConfig+0x14a>
 80069c2:	d823      	bhi.n	8006a0c <UART_SetConfig+0x158>
 80069c4:	2b08      	cmp	r3, #8
 80069c6:	d00c      	beq.n	80069e2 <UART_SetConfig+0x12e>
 80069c8:	d820      	bhi.n	8006a0c <UART_SetConfig+0x158>
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d002      	beq.n	80069d4 <UART_SetConfig+0x120>
 80069ce:	2b04      	cmp	r3, #4
 80069d0:	d00e      	beq.n	80069f0 <UART_SetConfig+0x13c>
 80069d2:	e01b      	b.n	8006a0c <UART_SetConfig+0x158>
 80069d4:	231b      	movs	r3, #27
 80069d6:	2218      	movs	r2, #24
 80069d8:	189b      	adds	r3, r3, r2
 80069da:	19db      	adds	r3, r3, r7
 80069dc:	2200      	movs	r2, #0
 80069de:	701a      	strb	r2, [r3, #0]
 80069e0:	e07d      	b.n	8006ade <UART_SetConfig+0x22a>
 80069e2:	231b      	movs	r3, #27
 80069e4:	2218      	movs	r2, #24
 80069e6:	189b      	adds	r3, r3, r2
 80069e8:	19db      	adds	r3, r3, r7
 80069ea:	2202      	movs	r2, #2
 80069ec:	701a      	strb	r2, [r3, #0]
 80069ee:	e076      	b.n	8006ade <UART_SetConfig+0x22a>
 80069f0:	231b      	movs	r3, #27
 80069f2:	2218      	movs	r2, #24
 80069f4:	189b      	adds	r3, r3, r2
 80069f6:	19db      	adds	r3, r3, r7
 80069f8:	2204      	movs	r2, #4
 80069fa:	701a      	strb	r2, [r3, #0]
 80069fc:	e06f      	b.n	8006ade <UART_SetConfig+0x22a>
 80069fe:	231b      	movs	r3, #27
 8006a00:	2218      	movs	r2, #24
 8006a02:	189b      	adds	r3, r3, r2
 8006a04:	19db      	adds	r3, r3, r7
 8006a06:	2208      	movs	r2, #8
 8006a08:	701a      	strb	r2, [r3, #0]
 8006a0a:	e068      	b.n	8006ade <UART_SetConfig+0x22a>
 8006a0c:	231b      	movs	r3, #27
 8006a0e:	2218      	movs	r2, #24
 8006a10:	189b      	adds	r3, r3, r2
 8006a12:	19db      	adds	r3, r3, r7
 8006a14:	2210      	movs	r2, #16
 8006a16:	701a      	strb	r2, [r3, #0]
 8006a18:	e061      	b.n	8006ade <UART_SetConfig+0x22a>
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a7c      	ldr	r2, [pc, #496]	@ (8006c10 <UART_SetConfig+0x35c>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d106      	bne.n	8006a32 <UART_SetConfig+0x17e>
 8006a24:	231b      	movs	r3, #27
 8006a26:	2218      	movs	r2, #24
 8006a28:	189b      	adds	r3, r3, r2
 8006a2a:	19db      	adds	r3, r3, r7
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	701a      	strb	r2, [r3, #0]
 8006a30:	e055      	b.n	8006ade <UART_SetConfig+0x22a>
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a77      	ldr	r2, [pc, #476]	@ (8006c14 <UART_SetConfig+0x360>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d106      	bne.n	8006a4a <UART_SetConfig+0x196>
 8006a3c:	231b      	movs	r3, #27
 8006a3e:	2218      	movs	r2, #24
 8006a40:	189b      	adds	r3, r3, r2
 8006a42:	19db      	adds	r3, r3, r7
 8006a44:	2200      	movs	r2, #0
 8006a46:	701a      	strb	r2, [r3, #0]
 8006a48:	e049      	b.n	8006ade <UART_SetConfig+0x22a>
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a6b      	ldr	r2, [pc, #428]	@ (8006bfc <UART_SetConfig+0x348>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d13e      	bne.n	8006ad2 <UART_SetConfig+0x21e>
 8006a54:	4b6c      	ldr	r3, [pc, #432]	@ (8006c08 <UART_SetConfig+0x354>)
 8006a56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a58:	23c0      	movs	r3, #192	@ 0xc0
 8006a5a:	011b      	lsls	r3, r3, #4
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	22c0      	movs	r2, #192	@ 0xc0
 8006a60:	0112      	lsls	r2, r2, #4
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d027      	beq.n	8006ab6 <UART_SetConfig+0x202>
 8006a66:	22c0      	movs	r2, #192	@ 0xc0
 8006a68:	0112      	lsls	r2, r2, #4
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d82a      	bhi.n	8006ac4 <UART_SetConfig+0x210>
 8006a6e:	2280      	movs	r2, #128	@ 0x80
 8006a70:	0112      	lsls	r2, r2, #4
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d011      	beq.n	8006a9a <UART_SetConfig+0x1e6>
 8006a76:	2280      	movs	r2, #128	@ 0x80
 8006a78:	0112      	lsls	r2, r2, #4
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d822      	bhi.n	8006ac4 <UART_SetConfig+0x210>
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d004      	beq.n	8006a8c <UART_SetConfig+0x1d8>
 8006a82:	2280      	movs	r2, #128	@ 0x80
 8006a84:	00d2      	lsls	r2, r2, #3
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d00e      	beq.n	8006aa8 <UART_SetConfig+0x1f4>
 8006a8a:	e01b      	b.n	8006ac4 <UART_SetConfig+0x210>
 8006a8c:	231b      	movs	r3, #27
 8006a8e:	2218      	movs	r2, #24
 8006a90:	189b      	adds	r3, r3, r2
 8006a92:	19db      	adds	r3, r3, r7
 8006a94:	2200      	movs	r2, #0
 8006a96:	701a      	strb	r2, [r3, #0]
 8006a98:	e021      	b.n	8006ade <UART_SetConfig+0x22a>
 8006a9a:	231b      	movs	r3, #27
 8006a9c:	2218      	movs	r2, #24
 8006a9e:	189b      	adds	r3, r3, r2
 8006aa0:	19db      	adds	r3, r3, r7
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	701a      	strb	r2, [r3, #0]
 8006aa6:	e01a      	b.n	8006ade <UART_SetConfig+0x22a>
 8006aa8:	231b      	movs	r3, #27
 8006aaa:	2218      	movs	r2, #24
 8006aac:	189b      	adds	r3, r3, r2
 8006aae:	19db      	adds	r3, r3, r7
 8006ab0:	2204      	movs	r2, #4
 8006ab2:	701a      	strb	r2, [r3, #0]
 8006ab4:	e013      	b.n	8006ade <UART_SetConfig+0x22a>
 8006ab6:	231b      	movs	r3, #27
 8006ab8:	2218      	movs	r2, #24
 8006aba:	189b      	adds	r3, r3, r2
 8006abc:	19db      	adds	r3, r3, r7
 8006abe:	2208      	movs	r2, #8
 8006ac0:	701a      	strb	r2, [r3, #0]
 8006ac2:	e00c      	b.n	8006ade <UART_SetConfig+0x22a>
 8006ac4:	231b      	movs	r3, #27
 8006ac6:	2218      	movs	r2, #24
 8006ac8:	189b      	adds	r3, r3, r2
 8006aca:	19db      	adds	r3, r3, r7
 8006acc:	2210      	movs	r2, #16
 8006ace:	701a      	strb	r2, [r3, #0]
 8006ad0:	e005      	b.n	8006ade <UART_SetConfig+0x22a>
 8006ad2:	231b      	movs	r3, #27
 8006ad4:	2218      	movs	r2, #24
 8006ad6:	189b      	adds	r3, r3, r2
 8006ad8:	19db      	adds	r3, r3, r7
 8006ada:	2210      	movs	r2, #16
 8006adc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a46      	ldr	r2, [pc, #280]	@ (8006bfc <UART_SetConfig+0x348>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d000      	beq.n	8006aea <UART_SetConfig+0x236>
 8006ae8:	e09a      	b.n	8006c20 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006aea:	231b      	movs	r3, #27
 8006aec:	2218      	movs	r2, #24
 8006aee:	189b      	adds	r3, r3, r2
 8006af0:	19db      	adds	r3, r3, r7
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	2b08      	cmp	r3, #8
 8006af6:	d01d      	beq.n	8006b34 <UART_SetConfig+0x280>
 8006af8:	dc20      	bgt.n	8006b3c <UART_SetConfig+0x288>
 8006afa:	2b04      	cmp	r3, #4
 8006afc:	d015      	beq.n	8006b2a <UART_SetConfig+0x276>
 8006afe:	dc1d      	bgt.n	8006b3c <UART_SetConfig+0x288>
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d002      	beq.n	8006b0a <UART_SetConfig+0x256>
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	d005      	beq.n	8006b14 <UART_SetConfig+0x260>
 8006b08:	e018      	b.n	8006b3c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b0a:	f7fe fcf5 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 8006b0e:	0003      	movs	r3, r0
 8006b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b12:	e01c      	b.n	8006b4e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b14:	4b3c      	ldr	r3, [pc, #240]	@ (8006c08 <UART_SetConfig+0x354>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2210      	movs	r2, #16
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	d002      	beq.n	8006b24 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006b1e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c18 <UART_SetConfig+0x364>)
 8006b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006b22:	e014      	b.n	8006b4e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006b24:	4b3d      	ldr	r3, [pc, #244]	@ (8006c1c <UART_SetConfig+0x368>)
 8006b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b28:	e011      	b.n	8006b4e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b2a:	f7fe fc55 	bl	80053d8 <HAL_RCC_GetSysClockFreq>
 8006b2e:	0003      	movs	r3, r0
 8006b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b32:	e00c      	b.n	8006b4e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b34:	2380      	movs	r3, #128	@ 0x80
 8006b36:	021b      	lsls	r3, r3, #8
 8006b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b3a:	e008      	b.n	8006b4e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006b40:	231a      	movs	r3, #26
 8006b42:	2218      	movs	r2, #24
 8006b44:	189b      	adds	r3, r3, r2
 8006b46:	19db      	adds	r3, r3, r7
 8006b48:	2201      	movs	r2, #1
 8006b4a:	701a      	strb	r2, [r3, #0]
        break;
 8006b4c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d100      	bne.n	8006b56 <UART_SetConfig+0x2a2>
 8006b54:	e133      	b.n	8006dbe <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	685a      	ldr	r2, [r3, #4]
 8006b5a:	0013      	movs	r3, r2
 8006b5c:	005b      	lsls	r3, r3, #1
 8006b5e:	189b      	adds	r3, r3, r2
 8006b60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d305      	bcc.n	8006b72 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d906      	bls.n	8006b80 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006b72:	231a      	movs	r3, #26
 8006b74:	2218      	movs	r2, #24
 8006b76:	189b      	adds	r3, r3, r2
 8006b78:	19db      	adds	r3, r3, r7
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	701a      	strb	r2, [r3, #0]
 8006b7e:	e11e      	b.n	8006dbe <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b82:	613b      	str	r3, [r7, #16]
 8006b84:	2300      	movs	r3, #0
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	6939      	ldr	r1, [r7, #16]
 8006b8a:	697a      	ldr	r2, [r7, #20]
 8006b8c:	000b      	movs	r3, r1
 8006b8e:	0e1b      	lsrs	r3, r3, #24
 8006b90:	0010      	movs	r0, r2
 8006b92:	0205      	lsls	r5, r0, #8
 8006b94:	431d      	orrs	r5, r3
 8006b96:	000b      	movs	r3, r1
 8006b98:	021c      	lsls	r4, r3, #8
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	085b      	lsrs	r3, r3, #1
 8006ba0:	60bb      	str	r3, [r7, #8]
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	60fb      	str	r3, [r7, #12]
 8006ba6:	68b8      	ldr	r0, [r7, #8]
 8006ba8:	68f9      	ldr	r1, [r7, #12]
 8006baa:	1900      	adds	r0, r0, r4
 8006bac:	4169      	adcs	r1, r5
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	603b      	str	r3, [r7, #0]
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	607b      	str	r3, [r7, #4]
 8006bb8:	683a      	ldr	r2, [r7, #0]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f7f9 fb30 	bl	8000220 <__aeabi_uldivmod>
 8006bc0:	0002      	movs	r2, r0
 8006bc2:	000b      	movs	r3, r1
 8006bc4:	0013      	movs	r3, r2
 8006bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006bc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bca:	23c0      	movs	r3, #192	@ 0xc0
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d309      	bcc.n	8006be6 <UART_SetConfig+0x332>
 8006bd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bd4:	2380      	movs	r3, #128	@ 0x80
 8006bd6:	035b      	lsls	r3, r3, #13
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d204      	bcs.n	8006be6 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8006bdc:	69fb      	ldr	r3, [r7, #28]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006be2:	60da      	str	r2, [r3, #12]
 8006be4:	e0eb      	b.n	8006dbe <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8006be6:	231a      	movs	r3, #26
 8006be8:	2218      	movs	r2, #24
 8006bea:	189b      	adds	r3, r3, r2
 8006bec:	19db      	adds	r3, r3, r7
 8006bee:	2201      	movs	r2, #1
 8006bf0:	701a      	strb	r2, [r3, #0]
 8006bf2:	e0e4      	b.n	8006dbe <UART_SetConfig+0x50a>
 8006bf4:	efff69f3 	.word	0xefff69f3
 8006bf8:	ffffcfff 	.word	0xffffcfff
 8006bfc:	40004800 	.word	0x40004800
 8006c00:	fffff4ff 	.word	0xfffff4ff
 8006c04:	40013800 	.word	0x40013800
 8006c08:	40021000 	.word	0x40021000
 8006c0c:	40004400 	.word	0x40004400
 8006c10:	40004c00 	.word	0x40004c00
 8006c14:	40005000 	.word	0x40005000
 8006c18:	003d0900 	.word	0x003d0900
 8006c1c:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	69da      	ldr	r2, [r3, #28]
 8006c24:	2380      	movs	r3, #128	@ 0x80
 8006c26:	021b      	lsls	r3, r3, #8
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d000      	beq.n	8006c2e <UART_SetConfig+0x37a>
 8006c2c:	e070      	b.n	8006d10 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8006c2e:	231b      	movs	r3, #27
 8006c30:	2218      	movs	r2, #24
 8006c32:	189b      	adds	r3, r3, r2
 8006c34:	19db      	adds	r3, r3, r7
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	2b08      	cmp	r3, #8
 8006c3a:	d822      	bhi.n	8006c82 <UART_SetConfig+0x3ce>
 8006c3c:	009a      	lsls	r2, r3, #2
 8006c3e:	4b67      	ldr	r3, [pc, #412]	@ (8006ddc <UART_SetConfig+0x528>)
 8006c40:	18d3      	adds	r3, r2, r3
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c46:	f7fe fc57 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 8006c4a:	0003      	movs	r3, r0
 8006c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006c4e:	e021      	b.n	8006c94 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c50:	f7fe fc68 	bl	8005524 <HAL_RCC_GetPCLK2Freq>
 8006c54:	0003      	movs	r3, r0
 8006c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006c58:	e01c      	b.n	8006c94 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c5a:	4b61      	ldr	r3, [pc, #388]	@ (8006de0 <UART_SetConfig+0x52c>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2210      	movs	r2, #16
 8006c60:	4013      	ands	r3, r2
 8006c62:	d002      	beq.n	8006c6a <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006c64:	4b5f      	ldr	r3, [pc, #380]	@ (8006de4 <UART_SetConfig+0x530>)
 8006c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006c68:	e014      	b.n	8006c94 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8006c6a:	4b5f      	ldr	r3, [pc, #380]	@ (8006de8 <UART_SetConfig+0x534>)
 8006c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006c6e:	e011      	b.n	8006c94 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c70:	f7fe fbb2 	bl	80053d8 <HAL_RCC_GetSysClockFreq>
 8006c74:	0003      	movs	r3, r0
 8006c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006c78:	e00c      	b.n	8006c94 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c7a:	2380      	movs	r3, #128	@ 0x80
 8006c7c:	021b      	lsls	r3, r3, #8
 8006c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006c80:	e008      	b.n	8006c94 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006c82:	2300      	movs	r3, #0
 8006c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006c86:	231a      	movs	r3, #26
 8006c88:	2218      	movs	r2, #24
 8006c8a:	189b      	adds	r3, r3, r2
 8006c8c:	19db      	adds	r3, r3, r7
 8006c8e:	2201      	movs	r2, #1
 8006c90:	701a      	strb	r2, [r3, #0]
        break;
 8006c92:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d100      	bne.n	8006c9c <UART_SetConfig+0x3e8>
 8006c9a:	e090      	b.n	8006dbe <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c9e:	005a      	lsls	r2, r3, #1
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	085b      	lsrs	r3, r3, #1
 8006ca6:	18d2      	adds	r2, r2, r3
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	0019      	movs	r1, r3
 8006cae:	0010      	movs	r0, r2
 8006cb0:	f7f9 fa2a 	bl	8000108 <__udivsi3>
 8006cb4:	0003      	movs	r3, r0
 8006cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cba:	2b0f      	cmp	r3, #15
 8006cbc:	d921      	bls.n	8006d02 <UART_SetConfig+0x44e>
 8006cbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006cc0:	2380      	movs	r3, #128	@ 0x80
 8006cc2:	025b      	lsls	r3, r3, #9
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d21c      	bcs.n	8006d02 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cca:	b29a      	uxth	r2, r3
 8006ccc:	200e      	movs	r0, #14
 8006cce:	2418      	movs	r4, #24
 8006cd0:	1903      	adds	r3, r0, r4
 8006cd2:	19db      	adds	r3, r3, r7
 8006cd4:	210f      	movs	r1, #15
 8006cd6:	438a      	bics	r2, r1
 8006cd8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cdc:	085b      	lsrs	r3, r3, #1
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	2207      	movs	r2, #7
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	b299      	uxth	r1, r3
 8006ce6:	1903      	adds	r3, r0, r4
 8006ce8:	19db      	adds	r3, r3, r7
 8006cea:	1902      	adds	r2, r0, r4
 8006cec:	19d2      	adds	r2, r2, r7
 8006cee:	8812      	ldrh	r2, [r2, #0]
 8006cf0:	430a      	orrs	r2, r1
 8006cf2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	1902      	adds	r2, r0, r4
 8006cfa:	19d2      	adds	r2, r2, r7
 8006cfc:	8812      	ldrh	r2, [r2, #0]
 8006cfe:	60da      	str	r2, [r3, #12]
 8006d00:	e05d      	b.n	8006dbe <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006d02:	231a      	movs	r3, #26
 8006d04:	2218      	movs	r2, #24
 8006d06:	189b      	adds	r3, r3, r2
 8006d08:	19db      	adds	r3, r3, r7
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	701a      	strb	r2, [r3, #0]
 8006d0e:	e056      	b.n	8006dbe <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d10:	231b      	movs	r3, #27
 8006d12:	2218      	movs	r2, #24
 8006d14:	189b      	adds	r3, r3, r2
 8006d16:	19db      	adds	r3, r3, r7
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	2b08      	cmp	r3, #8
 8006d1c:	d822      	bhi.n	8006d64 <UART_SetConfig+0x4b0>
 8006d1e:	009a      	lsls	r2, r3, #2
 8006d20:	4b32      	ldr	r3, [pc, #200]	@ (8006dec <UART_SetConfig+0x538>)
 8006d22:	18d3      	adds	r3, r2, r3
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d28:	f7fe fbe6 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 8006d2c:	0003      	movs	r3, r0
 8006d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006d30:	e021      	b.n	8006d76 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d32:	f7fe fbf7 	bl	8005524 <HAL_RCC_GetPCLK2Freq>
 8006d36:	0003      	movs	r3, r0
 8006d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006d3a:	e01c      	b.n	8006d76 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d3c:	4b28      	ldr	r3, [pc, #160]	@ (8006de0 <UART_SetConfig+0x52c>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2210      	movs	r2, #16
 8006d42:	4013      	ands	r3, r2
 8006d44:	d002      	beq.n	8006d4c <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006d46:	4b27      	ldr	r3, [pc, #156]	@ (8006de4 <UART_SetConfig+0x530>)
 8006d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006d4a:	e014      	b.n	8006d76 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006d4c:	4b26      	ldr	r3, [pc, #152]	@ (8006de8 <UART_SetConfig+0x534>)
 8006d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006d50:	e011      	b.n	8006d76 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d52:	f7fe fb41 	bl	80053d8 <HAL_RCC_GetSysClockFreq>
 8006d56:	0003      	movs	r3, r0
 8006d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006d5a:	e00c      	b.n	8006d76 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d5c:	2380      	movs	r3, #128	@ 0x80
 8006d5e:	021b      	lsls	r3, r3, #8
 8006d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006d62:	e008      	b.n	8006d76 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006d64:	2300      	movs	r3, #0
 8006d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006d68:	231a      	movs	r3, #26
 8006d6a:	2218      	movs	r2, #24
 8006d6c:	189b      	adds	r3, r3, r2
 8006d6e:	19db      	adds	r3, r3, r7
 8006d70:	2201      	movs	r2, #1
 8006d72:	701a      	strb	r2, [r3, #0]
        break;
 8006d74:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d020      	beq.n	8006dbe <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	085a      	lsrs	r2, r3, #1
 8006d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d84:	18d2      	adds	r2, r2, r3
 8006d86:	69fb      	ldr	r3, [r7, #28]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	0019      	movs	r1, r3
 8006d8c:	0010      	movs	r0, r2
 8006d8e:	f7f9 f9bb 	bl	8000108 <__udivsi3>
 8006d92:	0003      	movs	r3, r0
 8006d94:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d98:	2b0f      	cmp	r3, #15
 8006d9a:	d90a      	bls.n	8006db2 <UART_SetConfig+0x4fe>
 8006d9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d9e:	2380      	movs	r3, #128	@ 0x80
 8006da0:	025b      	lsls	r3, r3, #9
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d205      	bcs.n	8006db2 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da8:	b29a      	uxth	r2, r3
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	60da      	str	r2, [r3, #12]
 8006db0:	e005      	b.n	8006dbe <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006db2:	231a      	movs	r3, #26
 8006db4:	2218      	movs	r2, #24
 8006db6:	189b      	adds	r3, r3, r2
 8006db8:	19db      	adds	r3, r3, r7
 8006dba:	2201      	movs	r2, #1
 8006dbc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006dca:	231a      	movs	r3, #26
 8006dcc:	2218      	movs	r2, #24
 8006dce:	189b      	adds	r3, r3, r2
 8006dd0:	19db      	adds	r3, r3, r7
 8006dd2:	781b      	ldrb	r3, [r3, #0]
}
 8006dd4:	0018      	movs	r0, r3
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	b00e      	add	sp, #56	@ 0x38
 8006dda:	bdb0      	pop	{r4, r5, r7, pc}
 8006ddc:	08007370 	.word	0x08007370
 8006de0:	40021000 	.word	0x40021000
 8006de4:	003d0900 	.word	0x003d0900
 8006de8:	00f42400 	.word	0x00f42400
 8006dec:	08007394 	.word	0x08007394

08006df0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dfc:	2208      	movs	r2, #8
 8006dfe:	4013      	ands	r3, r2
 8006e00:	d00b      	beq.n	8006e1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	4a4a      	ldr	r2, [pc, #296]	@ (8006f34 <UART_AdvFeatureConfig+0x144>)
 8006e0a:	4013      	ands	r3, r2
 8006e0c:	0019      	movs	r1, r3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	430a      	orrs	r2, r1
 8006e18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e1e:	2201      	movs	r2, #1
 8006e20:	4013      	ands	r3, r2
 8006e22:	d00b      	beq.n	8006e3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	4a43      	ldr	r2, [pc, #268]	@ (8006f38 <UART_AdvFeatureConfig+0x148>)
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	0019      	movs	r1, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	430a      	orrs	r2, r1
 8006e3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e40:	2202      	movs	r2, #2
 8006e42:	4013      	ands	r3, r2
 8006e44:	d00b      	beq.n	8006e5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	4a3b      	ldr	r2, [pc, #236]	@ (8006f3c <UART_AdvFeatureConfig+0x14c>)
 8006e4e:	4013      	ands	r3, r2
 8006e50:	0019      	movs	r1, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	430a      	orrs	r2, r1
 8006e5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e62:	2204      	movs	r2, #4
 8006e64:	4013      	ands	r3, r2
 8006e66:	d00b      	beq.n	8006e80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	4a34      	ldr	r2, [pc, #208]	@ (8006f40 <UART_AdvFeatureConfig+0x150>)
 8006e70:	4013      	ands	r3, r2
 8006e72:	0019      	movs	r1, r3
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	430a      	orrs	r2, r1
 8006e7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e84:	2210      	movs	r2, #16
 8006e86:	4013      	ands	r3, r2
 8006e88:	d00b      	beq.n	8006ea2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	4a2c      	ldr	r2, [pc, #176]	@ (8006f44 <UART_AdvFeatureConfig+0x154>)
 8006e92:	4013      	ands	r3, r2
 8006e94:	0019      	movs	r1, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	430a      	orrs	r2, r1
 8006ea0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	4013      	ands	r3, r2
 8006eaa:	d00b      	beq.n	8006ec4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	4a25      	ldr	r2, [pc, #148]	@ (8006f48 <UART_AdvFeatureConfig+0x158>)
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	0019      	movs	r1, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	430a      	orrs	r2, r1
 8006ec2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec8:	2240      	movs	r2, #64	@ 0x40
 8006eca:	4013      	ands	r3, r2
 8006ecc:	d01d      	beq.n	8006f0a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	4a1d      	ldr	r2, [pc, #116]	@ (8006f4c <UART_AdvFeatureConfig+0x15c>)
 8006ed6:	4013      	ands	r3, r2
 8006ed8:	0019      	movs	r1, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	430a      	orrs	r2, r1
 8006ee4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006eea:	2380      	movs	r3, #128	@ 0x80
 8006eec:	035b      	lsls	r3, r3, #13
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d10b      	bne.n	8006f0a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	4a15      	ldr	r2, [pc, #84]	@ (8006f50 <UART_AdvFeatureConfig+0x160>)
 8006efa:	4013      	ands	r3, r2
 8006efc:	0019      	movs	r1, r3
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	430a      	orrs	r2, r1
 8006f08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0e:	2280      	movs	r2, #128	@ 0x80
 8006f10:	4013      	ands	r3, r2
 8006f12:	d00b      	beq.n	8006f2c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	4a0e      	ldr	r2, [pc, #56]	@ (8006f54 <UART_AdvFeatureConfig+0x164>)
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	0019      	movs	r1, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	430a      	orrs	r2, r1
 8006f2a:	605a      	str	r2, [r3, #4]
  }
}
 8006f2c:	46c0      	nop			@ (mov r8, r8)
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	b002      	add	sp, #8
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	ffff7fff 	.word	0xffff7fff
 8006f38:	fffdffff 	.word	0xfffdffff
 8006f3c:	fffeffff 	.word	0xfffeffff
 8006f40:	fffbffff 	.word	0xfffbffff
 8006f44:	ffffefff 	.word	0xffffefff
 8006f48:	ffffdfff 	.word	0xffffdfff
 8006f4c:	ffefffff 	.word	0xffefffff
 8006f50:	ff9fffff 	.word	0xff9fffff
 8006f54:	fff7ffff 	.word	0xfff7ffff

08006f58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b092      	sub	sp, #72	@ 0x48
 8006f5c:	af02      	add	r7, sp, #8
 8006f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2284      	movs	r2, #132	@ 0x84
 8006f64:	2100      	movs	r1, #0
 8006f66:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f68:	f7fd f9e8 	bl	800433c <HAL_GetTick>
 8006f6c:	0003      	movs	r3, r0
 8006f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2208      	movs	r2, #8
 8006f78:	4013      	ands	r3, r2
 8006f7a:	2b08      	cmp	r3, #8
 8006f7c:	d12c      	bne.n	8006fd8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f80:	2280      	movs	r2, #128	@ 0x80
 8006f82:	0391      	lsls	r1, r2, #14
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	4a46      	ldr	r2, [pc, #280]	@ (80070a0 <UART_CheckIdleState+0x148>)
 8006f88:	9200      	str	r2, [sp, #0]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f000 f88c 	bl	80070a8 <UART_WaitOnFlagUntilTimeout>
 8006f90:	1e03      	subs	r3, r0, #0
 8006f92:	d021      	beq.n	8006fd8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f94:	f3ef 8310 	mrs	r3, PRIMASK
 8006f98:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa4:	f383 8810 	msr	PRIMASK, r3
}
 8006fa8:	46c0      	nop			@ (mov r8, r8)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2180      	movs	r1, #128	@ 0x80
 8006fb6:	438a      	bics	r2, r1
 8006fb8:	601a      	str	r2, [r3, #0]
 8006fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fc0:	f383 8810 	msr	PRIMASK, r3
}
 8006fc4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2220      	movs	r2, #32
 8006fca:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2278      	movs	r2, #120	@ 0x78
 8006fd0:	2100      	movs	r1, #0
 8006fd2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fd4:	2303      	movs	r3, #3
 8006fd6:	e05f      	b.n	8007098 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2204      	movs	r2, #4
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	2b04      	cmp	r3, #4
 8006fe4:	d146      	bne.n	8007074 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fe8:	2280      	movs	r2, #128	@ 0x80
 8006fea:	03d1      	lsls	r1, r2, #15
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	4a2c      	ldr	r2, [pc, #176]	@ (80070a0 <UART_CheckIdleState+0x148>)
 8006ff0:	9200      	str	r2, [sp, #0]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f000 f858 	bl	80070a8 <UART_WaitOnFlagUntilTimeout>
 8006ff8:	1e03      	subs	r3, r0, #0
 8006ffa:	d03b      	beq.n	8007074 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ffc:	f3ef 8310 	mrs	r3, PRIMASK
 8007000:	60fb      	str	r3, [r7, #12]
  return(result);
 8007002:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007004:	637b      	str	r3, [r7, #52]	@ 0x34
 8007006:	2301      	movs	r3, #1
 8007008:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	f383 8810 	msr	PRIMASK, r3
}
 8007010:	46c0      	nop			@ (mov r8, r8)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4921      	ldr	r1, [pc, #132]	@ (80070a4 <UART_CheckIdleState+0x14c>)
 800701e:	400a      	ands	r2, r1
 8007020:	601a      	str	r2, [r3, #0]
 8007022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007024:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	f383 8810 	msr	PRIMASK, r3
}
 800702c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800702e:	f3ef 8310 	mrs	r3, PRIMASK
 8007032:	61bb      	str	r3, [r7, #24]
  return(result);
 8007034:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007036:	633b      	str	r3, [r7, #48]	@ 0x30
 8007038:	2301      	movs	r3, #1
 800703a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	f383 8810 	msr	PRIMASK, r3
}
 8007042:	46c0      	nop			@ (mov r8, r8)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689a      	ldr	r2, [r3, #8]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2101      	movs	r1, #1
 8007050:	438a      	bics	r2, r1
 8007052:	609a      	str	r2, [r3, #8]
 8007054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007056:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007058:	6a3b      	ldr	r3, [r7, #32]
 800705a:	f383 8810 	msr	PRIMASK, r3
}
 800705e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2280      	movs	r2, #128	@ 0x80
 8007064:	2120      	movs	r1, #32
 8007066:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2278      	movs	r2, #120	@ 0x78
 800706c:	2100      	movs	r1, #0
 800706e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007070:	2303      	movs	r3, #3
 8007072:	e011      	b.n	8007098 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2220      	movs	r2, #32
 8007078:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2280      	movs	r2, #128	@ 0x80
 800707e:	2120      	movs	r1, #32
 8007080:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2278      	movs	r2, #120	@ 0x78
 8007092:	2100      	movs	r1, #0
 8007094:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	0018      	movs	r0, r3
 800709a:	46bd      	mov	sp, r7
 800709c:	b010      	add	sp, #64	@ 0x40
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	01ffffff 	.word	0x01ffffff
 80070a4:	fffffedf 	.word	0xfffffedf

080070a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	603b      	str	r3, [r7, #0]
 80070b4:	1dfb      	adds	r3, r7, #7
 80070b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070b8:	e051      	b.n	800715e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070ba:	69bb      	ldr	r3, [r7, #24]
 80070bc:	3301      	adds	r3, #1
 80070be:	d04e      	beq.n	800715e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070c0:	f7fd f93c 	bl	800433c <HAL_GetTick>
 80070c4:	0002      	movs	r2, r0
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	69ba      	ldr	r2, [r7, #24]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d302      	bcc.n	80070d6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80070d0:	69bb      	ldr	r3, [r7, #24]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d101      	bne.n	80070da <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e051      	b.n	800717e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2204      	movs	r2, #4
 80070e2:	4013      	ands	r3, r2
 80070e4:	d03b      	beq.n	800715e <UART_WaitOnFlagUntilTimeout+0xb6>
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	2b80      	cmp	r3, #128	@ 0x80
 80070ea:	d038      	beq.n	800715e <UART_WaitOnFlagUntilTimeout+0xb6>
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	2b40      	cmp	r3, #64	@ 0x40
 80070f0:	d035      	beq.n	800715e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	69db      	ldr	r3, [r3, #28]
 80070f8:	2208      	movs	r2, #8
 80070fa:	4013      	ands	r3, r2
 80070fc:	2b08      	cmp	r3, #8
 80070fe:	d111      	bne.n	8007124 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	2208      	movs	r2, #8
 8007106:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	0018      	movs	r0, r3
 800710c:	f000 f83c 	bl	8007188 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2284      	movs	r2, #132	@ 0x84
 8007114:	2108      	movs	r1, #8
 8007116:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2278      	movs	r2, #120	@ 0x78
 800711c:	2100      	movs	r1, #0
 800711e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e02c      	b.n	800717e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	69da      	ldr	r2, [r3, #28]
 800712a:	2380      	movs	r3, #128	@ 0x80
 800712c:	011b      	lsls	r3, r3, #4
 800712e:	401a      	ands	r2, r3
 8007130:	2380      	movs	r3, #128	@ 0x80
 8007132:	011b      	lsls	r3, r3, #4
 8007134:	429a      	cmp	r2, r3
 8007136:	d112      	bne.n	800715e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	2280      	movs	r2, #128	@ 0x80
 800713e:	0112      	lsls	r2, r2, #4
 8007140:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	0018      	movs	r0, r3
 8007146:	f000 f81f 	bl	8007188 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2284      	movs	r2, #132	@ 0x84
 800714e:	2120      	movs	r1, #32
 8007150:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2278      	movs	r2, #120	@ 0x78
 8007156:	2100      	movs	r1, #0
 8007158:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800715a:	2303      	movs	r3, #3
 800715c:	e00f      	b.n	800717e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	69db      	ldr	r3, [r3, #28]
 8007164:	68ba      	ldr	r2, [r7, #8]
 8007166:	4013      	ands	r3, r2
 8007168:	68ba      	ldr	r2, [r7, #8]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	425a      	negs	r2, r3
 800716e:	4153      	adcs	r3, r2
 8007170:	b2db      	uxtb	r3, r3
 8007172:	001a      	movs	r2, r3
 8007174:	1dfb      	adds	r3, r7, #7
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	429a      	cmp	r2, r3
 800717a:	d09e      	beq.n	80070ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800717c:	2300      	movs	r3, #0
}
 800717e:	0018      	movs	r0, r3
 8007180:	46bd      	mov	sp, r7
 8007182:	b004      	add	sp, #16
 8007184:	bd80      	pop	{r7, pc}
	...

08007188 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b08e      	sub	sp, #56	@ 0x38
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007190:	f3ef 8310 	mrs	r3, PRIMASK
 8007194:	617b      	str	r3, [r7, #20]
  return(result);
 8007196:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007198:	637b      	str	r3, [r7, #52]	@ 0x34
 800719a:	2301      	movs	r3, #1
 800719c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	f383 8810 	msr	PRIMASK, r3
}
 80071a4:	46c0      	nop			@ (mov r8, r8)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4926      	ldr	r1, [pc, #152]	@ (800724c <UART_EndRxTransfer+0xc4>)
 80071b2:	400a      	ands	r2, r1
 80071b4:	601a      	str	r2, [r3, #0]
 80071b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	f383 8810 	msr	PRIMASK, r3
}
 80071c0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071c2:	f3ef 8310 	mrs	r3, PRIMASK
 80071c6:	623b      	str	r3, [r7, #32]
  return(result);
 80071c8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80071cc:	2301      	movs	r3, #1
 80071ce:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d2:	f383 8810 	msr	PRIMASK, r3
}
 80071d6:	46c0      	nop			@ (mov r8, r8)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	689a      	ldr	r2, [r3, #8]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2101      	movs	r1, #1
 80071e4:	438a      	bics	r2, r1
 80071e6:	609a      	str	r2, [r3, #8]
 80071e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ee:	f383 8810 	msr	PRIMASK, r3
}
 80071f2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d118      	bne.n	800722e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071fc:	f3ef 8310 	mrs	r3, PRIMASK
 8007200:	60bb      	str	r3, [r7, #8]
  return(result);
 8007202:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007204:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007206:	2301      	movs	r3, #1
 8007208:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f383 8810 	msr	PRIMASK, r3
}
 8007210:	46c0      	nop			@ (mov r8, r8)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2110      	movs	r1, #16
 800721e:	438a      	bics	r2, r1
 8007220:	601a      	str	r2, [r3, #0]
 8007222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007224:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	f383 8810 	msr	PRIMASK, r3
}
 800722c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2280      	movs	r2, #128	@ 0x80
 8007232:	2120      	movs	r1, #32
 8007234:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007242:	46c0      	nop			@ (mov r8, r8)
 8007244:	46bd      	mov	sp, r7
 8007246:	b00e      	add	sp, #56	@ 0x38
 8007248:	bd80      	pop	{r7, pc}
 800724a:	46c0      	nop			@ (mov r8, r8)
 800724c:	fffffedf 	.word	0xfffffedf

08007250 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	225a      	movs	r2, #90	@ 0x5a
 8007262:	2100      	movs	r1, #0
 8007264:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	0018      	movs	r0, r3
 800726a:	f7ff fb0f 	bl	800688c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800726e:	46c0      	nop			@ (mov r8, r8)
 8007270:	46bd      	mov	sp, r7
 8007272:	b004      	add	sp, #16
 8007274:	bd80      	pop	{r7, pc}

08007276 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007276:	b580      	push	{r7, lr}
 8007278:	b086      	sub	sp, #24
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800727e:	f3ef 8310 	mrs	r3, PRIMASK
 8007282:	60bb      	str	r3, [r7, #8]
  return(result);
 8007284:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007286:	617b      	str	r3, [r7, #20]
 8007288:	2301      	movs	r3, #1
 800728a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f383 8810 	msr	PRIMASK, r3
}
 8007292:	46c0      	nop			@ (mov r8, r8)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2140      	movs	r1, #64	@ 0x40
 80072a0:	438a      	bics	r2, r1
 80072a2:	601a      	str	r2, [r3, #0]
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	f383 8810 	msr	PRIMASK, r3
}
 80072ae:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2220      	movs	r2, #32
 80072b4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	0018      	movs	r0, r3
 80072c0:	f7ff fadc 	bl	800687c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072c4:	46c0      	nop			@ (mov r8, r8)
 80072c6:	46bd      	mov	sp, r7
 80072c8:	b006      	add	sp, #24
 80072ca:	bd80      	pop	{r7, pc}

080072cc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b082      	sub	sp, #8
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80072d4:	46c0      	nop			@ (mov r8, r8)
 80072d6:	46bd      	mov	sp, r7
 80072d8:	b002      	add	sp, #8
 80072da:	bd80      	pop	{r7, pc}

080072dc <memset>:
 80072dc:	0003      	movs	r3, r0
 80072de:	1882      	adds	r2, r0, r2
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d100      	bne.n	80072e6 <memset+0xa>
 80072e4:	4770      	bx	lr
 80072e6:	7019      	strb	r1, [r3, #0]
 80072e8:	3301      	adds	r3, #1
 80072ea:	e7f9      	b.n	80072e0 <memset+0x4>

080072ec <__libc_init_array>:
 80072ec:	b570      	push	{r4, r5, r6, lr}
 80072ee:	2600      	movs	r6, #0
 80072f0:	4c0c      	ldr	r4, [pc, #48]	@ (8007324 <__libc_init_array+0x38>)
 80072f2:	4d0d      	ldr	r5, [pc, #52]	@ (8007328 <__libc_init_array+0x3c>)
 80072f4:	1b64      	subs	r4, r4, r5
 80072f6:	10a4      	asrs	r4, r4, #2
 80072f8:	42a6      	cmp	r6, r4
 80072fa:	d109      	bne.n	8007310 <__libc_init_array+0x24>
 80072fc:	2600      	movs	r6, #0
 80072fe:	f000 f819 	bl	8007334 <_init>
 8007302:	4c0a      	ldr	r4, [pc, #40]	@ (800732c <__libc_init_array+0x40>)
 8007304:	4d0a      	ldr	r5, [pc, #40]	@ (8007330 <__libc_init_array+0x44>)
 8007306:	1b64      	subs	r4, r4, r5
 8007308:	10a4      	asrs	r4, r4, #2
 800730a:	42a6      	cmp	r6, r4
 800730c:	d105      	bne.n	800731a <__libc_init_array+0x2e>
 800730e:	bd70      	pop	{r4, r5, r6, pc}
 8007310:	00b3      	lsls	r3, r6, #2
 8007312:	58eb      	ldr	r3, [r5, r3]
 8007314:	4798      	blx	r3
 8007316:	3601      	adds	r6, #1
 8007318:	e7ee      	b.n	80072f8 <__libc_init_array+0xc>
 800731a:	00b3      	lsls	r3, r6, #2
 800731c:	58eb      	ldr	r3, [r5, r3]
 800731e:	4798      	blx	r3
 8007320:	3601      	adds	r6, #1
 8007322:	e7f2      	b.n	800730a <__libc_init_array+0x1e>
 8007324:	080073c0 	.word	0x080073c0
 8007328:	080073c0 	.word	0x080073c0
 800732c:	080073c4 	.word	0x080073c4
 8007330:	080073c0 	.word	0x080073c0

08007334 <_init>:
 8007334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007336:	46c0      	nop			@ (mov r8, r8)
 8007338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800733a:	bc08      	pop	{r3}
 800733c:	469e      	mov	lr, r3
 800733e:	4770      	bx	lr

08007340 <_fini>:
 8007340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007342:	46c0      	nop			@ (mov r8, r8)
 8007344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007346:	bc08      	pop	{r3}
 8007348:	469e      	mov	lr, r3
 800734a:	4770      	bx	lr
