# ğŸ–¥ï¸ 5â€‘Stage Pipelined RISCâ€‘V Processor (RV32I)

**Computer Architecture Course Project**  
**Shahid Beheshti University â€“ Spring 2025**

---

## ğŸ“Œ Overview

This repository contains a complete implementation of a **5â€‘stage pipelined RISCâ€‘V processor** supporting the **RV32I base integer instruction set**. The design emphasises correct pipeline behaviour with dedicated **hazard detection**, **data forwarding**, and a **writeâ€‘back cache** for memory access.

All modules are written in **Verilog HDL** and have been tested with a Fibonacci sequence program to verify functionality.

---

## âœ¨ Key Features

- âœ… **5â€‘stage pipeline** (IF â†’ ID â†’ EX â†’ MEM â†’ WB) with interâ€‘stage registers
- âœ… **Hazard Detection Unit** â€“ detects loadâ€‘use and control hazards, stalls the pipeline, and flushes instructions when necessary
- âœ… **Forwarding Unit** â€“ resolves data hazards by forwarding results from EX/MEM and MEM/WB stages
- âœ… **Cache Controller** â€“ directâ€‘mapped writeâ€‘back cache (5â€‘bit index, 2â€‘bit offset) integrated into the MEM stage
- âœ… **Full RV32I support** for Râ€‘type, Iâ€‘type (including loads), Sâ€‘type, and Bâ€‘type instructions
- âœ… **Tested with a Fibonacci program** â€“ result visible in register `x10`
- âœ… **Waveform generation** for inâ€‘depth debugging (`RISC_V_TestBench.vcd`)

---

## ğŸ§  Pipeline Stages & Modules

### 1. **Instruction Fetch (IF)**
- `PC` â€“ program counter with hold logic  
- `InstructionMemory` â€“ contains the Fibonacci test program  
- `IF_ID_reg` â€“ pipeline register with flush/hold capability  

### 2. **Instruction Decode (ID)**
- `ControlUnit_RV` â€“ generates all control signals based on opcode  
- `RegisterFile_RV` â€“ 32Ã—32â€‘bit register file, writes on negedge (for forwarding simplicity)  
- `SignExtend_RV` â€“ generates immediates for I/S/Bâ€‘type instructions  
- `HazardDetectionUnit_RV` â€“ stalls and flushes on loadâ€‘use or branches  
- `Comparator` â€“ used for branch equality check (with forwarding support)

### 3. **Execute (EX)**
- `ID_EX_reg_RV` â€“ pipeline register between ID and EX  
- `ForwardingUnit_RV` â€“ selects correct operands from EX/MEM or MEM/WB  
- `ALU32Bit_RV` â€“ performs addition, subtraction, and setâ€‘lessâ€‘than  
- `ALUControl_RV` â€“ decodes ALUOp and funct fields into ALU control  
- `Mux` structures â€“ for operand forwarding and ALU source selection

### 4. **Memory Access (MEM)**
- `EX_MemReg_RV` â€“ pipeline register between EX and MEM  
- `DataMemory_RV` â€“ topâ€‘level memory module that instantiates:
  - `CacheController` â€“ directâ€‘mapped writeâ€‘back cache (25â€‘bit tag, 5â€‘bit index, 2â€‘bit offset)  
  - `MainMemory` â€“ simple behavioural memory (1024 words)

### 5. **Write Back (WB)**
- `Mem_WbReg_RV` â€“ pipeline register between MEM and WB  
- Final writeâ€‘back mux selects either ALU result or memory read data

---

## âš™ï¸ Hazard Handling

| Hazard Type | Mechanism |
| :--- | :--- |
| **Data Hazard (RAW)** | Forwarding unit resolves most cases; loadâ€‘use hazard detected by Hazard Detection Unit (stall + flush). |
| **Control Hazard** | On branches, the pipeline flushes the fetched instruction and waits for branch resolution. |
| **Structural Hazard** | None â€“ separate instruction and data memory interfaces. |

---

## ğŸ§ª Test Program (Fibonacci)

The instruction memory is preloaded with a small program that computes the **10th Fibonacci number**. The result is stored in register `x10` and can be observed at the topâ€‘level output `register_10_out`.

```assembly
# Initial values:
# x1 = 1, x2 = 1  (set in RegisterFile initial block)
# The program loops to compute F10
