// Seed: 4182747911
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5
);
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output wire id_2,
    input supply0 id_3,
    input wand id_4,
    output wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    output tri0 id_11,
    input wor id_12,
    input tri id_13,
    input tri id_14,
    input uwire id_15,
    input tri1 id_16,
    input wor id_17,
    input wand id_18,
    input tri0 id_19,
    output tri0 id_20,
    input wand id_21
);
  assign id_11 = id_4 == 1;
  wire id_23;
  wire id_24;
  module_0 modCall_1 (
      id_14,
      id_18,
      id_13,
      id_13,
      id_11,
      id_8
  );
endmodule
