/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 384 200)
	(text "nios2_system" (rect 152 -1 208 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 184 20 196)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clock_clk" (rect 0 0 36 12)(font "Arial" (font_size 8)))
		(text "clock_clk" (rect 4 61 58 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 160 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "reset_n_reset_n" (rect 0 0 67 12)(font "Arial" (font_size 8)))
		(text "reset_n_reset_n" (rect 4 101 94 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 160 112)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "uart_external_connection_rxd" (rect 0 0 118 12)(font "Arial" (font_size 8)))
		(text "uart_external_connection_rxd" (rect 4 141 172 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 160 152)(line_width 1))
	)
	(port
		(pt 384 72)
		(output)
		(text "altpll_0_c1_clk" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "altpll_0_c1_clk" (rect 311 61 401 72)(font "Arial" (font_size 8)))
		(line (pt 384 72)(pt 224 72)(line_width 1))
	)
	(port
		(pt 0 168)
		(output)
		(text "uart_external_connection_txd" (rect 0 0 116 12)(font "Arial" (font_size 8)))
		(text "uart_external_connection_txd" (rect 4 157 172 168)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 160 168)(line_width 1))
	)
	(drawing
		(text "altpll_0_c1" (rect 225 43 516 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 209 67 436 144)(font "Arial" (color 0 0 0)))
		(text "clock" (rect 132 43 294 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 165 67 348 144)(font "Arial" (color 0 0 0)))
		(text "reset_n" (rect 116 83 274 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 165 107 372 224)(font "Arial" (color 0 0 0)))
		(text "uart_external_connection" (rect 15 123 174 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "rxd" (rect 165 147 348 304)(font "Arial" (color 0 0 0)))
		(text "txd" (rect 165 163 348 336)(font "Arial" (color 0 0 0)))
		(text " nios2_system " (rect 321 184 726 378)(font "Arial" ))
		(line (pt 160 32)(pt 224 32)(line_width 1))
		(line (pt 224 32)(pt 224 184)(line_width 1))
		(line (pt 160 184)(pt 224 184)(line_width 1))
		(line (pt 160 32)(pt 160 184)(line_width 1))
		(line (pt 223 52)(pt 223 76)(line_width 1))
		(line (pt 222 52)(pt 222 76)(line_width 1))
		(line (pt 161 52)(pt 161 76)(line_width 1))
		(line (pt 162 52)(pt 162 76)(line_width 1))
		(line (pt 161 92)(pt 161 116)(line_width 1))
		(line (pt 162 92)(pt 162 116)(line_width 1))
		(line (pt 161 132)(pt 161 172)(line_width 1))
		(line (pt 162 132)(pt 162 172)(line_width 1))
		(line (pt 0 0)(pt 384 0)(line_width 1))
		(line (pt 384 0)(pt 384 200)(line_width 1))
		(line (pt 0 200)(pt 384 200)(line_width 1))
		(line (pt 0 0)(pt 0 200)(line_width 1))
	)
)
