# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do pipeSha1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlib soc_system
# ** Warning: (vlib-34) Library already exists at "soc_system".
# 
# vmap soc_system soc_system
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet soc_system soc_system 
# Modifying modelsim.ini
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/soc_system.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:01 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/soc_system.v 
# -- Compiling module soc_system
# 
# Top level modules:
# 	soc_system
# End time: 14:00:02 on Jul 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:02 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 14:00:02 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:02 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 14:00:02 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:02 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 14:00:02 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:03 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 14:00:03 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:03 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 14:00:03 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:03 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 14:00:03 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:03 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 14:00:03 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:03 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 14:00:04 on Jul 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:04 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 14:00:04 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:04 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 14:00:04 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:04 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 14:00:04 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hash0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:04 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hash0.v 
# -- Compiling module soc_system_hash0
# 
# Top level modules:
# 	soc_system_hash0
# End time: 14:00:04 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:04 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0.v 
# -- Compiling module soc_system_hps_0
# 
# Top level modules:
# 	soc_system_hps_0
# End time: 14:00:05 on Jul 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:05 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 
# -- Compiling module soc_system_hps_0_hps_io
# 
# Top level modules:
# 	soc_system_hps_0_hps_io
# End time: 14:00:06 on Jul 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:06 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 
# -- Compiling module soc_system_mm_interconnect_0
# 
# Top level modules:
# 	soc_system_mm_interconnect_0
# End time: 14:00:06 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:06 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module soc_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	soc_system_mm_interconnect_0_avalon_st_adapter
# End time: 14:00:06 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_result.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:06 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_result.v 
# -- Compiling module soc_system_result
# 
# Top level modules:
# 	soc_system_result
# End time: 14:00:06 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_snddincount.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:06 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_snddincount.v 
# -- Compiling module soc_system_snddInCount
# 
# Top level modules:
# 	soc_system_snddInCount
# End time: 14:00:06 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_snddoutcount.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:06 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_snddoutcount.v 
# -- Compiling module soc_system_snddOutCount
# 
# Top level modules:
# 	soc_system_snddOutCount
# End time: 14:00:06 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:06 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 14:00:07 on Jul 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# vlog -vlog01compat -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:07 on Jul 22,2015
# vlog -reportprogress 300 -vlog01compat -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:00:07 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:07 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 14:00:07 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:07 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 14:00:08 on Jul 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:08 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 14:00:08 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:08 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 14:00:08 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:08 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 14:00:08 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:08 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 14:00:08 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:08 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 14:00:08 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:09 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 14:00:09 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:09 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 14:00:09 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:09 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 14:00:09 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:09 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 14:00:09 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:09 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 14:00:09 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:10 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 14:00:10 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:10 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 14:00:10 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:10 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 
# -- Compiling module soc_system_hps_0_fpga_interfaces
# 
# Top level modules:
# 	soc_system_hps_0_fpga_interfaces
# End time: 14:00:10 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:00:10 on Jul 22,2015
# vlog -reportprogress 300 -sv -work soc_system "+incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules" c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 
# -- Compiling module soc_system_hps_0_hps_io_border
# ** Error: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv(69): (vlog-2730) Undefined variable: 'intermediate'.
# 
# ** Error: c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv(84): (vlog-2388) 'intermediate' already declared in this scope (soc_system_hps_0_hps_io_border).
# 
# End time: 14:00:10 on Jul 22,2015, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/altera/15.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./pipeSha1_run_msim_rtl_vhdl.do line 47
# C:/altera/15.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work soc_system +incdir+c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules {c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc..."
