
*** Running vivado
    with args -log design_1_system_ila_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_system_ila_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_system_ila_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 430.074 ; gain = 220.383
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_1' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/synth/design_1_system_ila_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'bd_f88d' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/hdl/bd_f88d.vhd:35]
INFO: [Synth 8-638] synthesizing module 'bd_f88d_ila_lib_0' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_0/synth/bd_f88d_ila_lib_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d_ila_lib_0' (46#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_0/synth/bd_f88d_ila_lib_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d' (47#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/hdl/bd_f88d.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_1' (48#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/synth/design_1_system_ila_1.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:30 ; elapsed = 00:01:43 . Memory (MB): peak = 744.535 ; gain = 534.844
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:43 . Memory (MB): peak = 744.535 ; gain = 534.844
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.494 . Memory (MB): peak = 846.324 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:44 ; elapsed = 00:02:19 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:44 ; elapsed = 00:02:19 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:21 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:49 ; elapsed = 00:02:24 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:37 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:03:06 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:03:06 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:03:09 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished IO Insertion : Time (s): cpu = 00:02:29 ; elapsed = 00:03:10 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Renaming Generated Instances : Time (s): cpu = 00:02:29 ; elapsed = 00:03:10 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:30 ; elapsed = 00:03:10 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Renaming Generated Ports : Time (s): cpu = 00:02:30 ; elapsed = 00:03:10 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Handling Custom Attributes : Time (s): cpu = 00:02:30 ; elapsed = 00:03:10 . Memory (MB): peak = 846.324 ; gain = 636.633
Finished Renaming Generated Nets : Time (s): cpu = 00:02:30 ; elapsed = 00:03:10 . Memory (MB): peak = 846.324 ; gain = 636.633

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    44|
|2     |CFGLUT5  |   131|
|3     |LUT1     |    22|
|4     |LUT2     |    62|
|5     |LUT3     |   114|
|6     |LUT4     |   168|
|7     |LUT5     |   116|
|8     |LUT6     |   521|
|9     |MUXF7    |    28|
|10    |RAMB36E1 |     4|
|11    |SRL16E   |   137|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1789|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:30 ; elapsed = 00:03:10 . Memory (MB): peak = 846.324 ; gain = 636.633
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:03:00 . Memory (MB): peak = 846.324 ; gain = 505.602
