// Seed: 2374375728
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3
);
  assign id_1 = 1;
  wire [-1 'b0 *  1 'h0 : -1  -  -1] id_5;
  parameter id_6 = 1;
  wire id_7;
  bit  id_8;
  assign id_5 = -1'b0;
  wire id_9;
  assign module_1._id_4 = 0;
  wire id_10;
  initial id_8 = id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd56
) (
    output wire  id_0,
    input  uwire id_1
    , id_8,
    input  tri   id_2,
    input  uwire id_3,
    input  wand  _id_4,
    input  uwire id_5,
    output uwire id_6
);
  logic id_9;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5,
      id_0
  );
  wire [id_4 : 1] id_10;
  assign id_10 = id_2;
endmodule
