

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Mon Apr 29 23:33:32 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,delta=1
    15                           	psect	text4,global,reloc=2,class=CODE,delta=1
    16                           	psect	text5,global,reloc=2,class=CODE,delta=1
    17                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    18                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    19                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    20                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    21   000000                     
    22                           ; Generated 17/10/2023 GMT
    23                           ; 
    24                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    25                           ; All rights reserved.
    26                           ; 
    27                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    28                           ; 
    29                           ; Redistribution and use in source and binary forms, with or without modification, are
    30                           ; permitted provided that the following conditions are met:
    31                           ; 
    32                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    33                           ;        conditions and the following disclaimer.
    34                           ; 
    35                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    36                           ;        of conditions and the following disclaimer in the documentation and/or other
    37                           ;        materials provided with the distribution. Publication is not required when
    38                           ;        this file is used in an embedded application.
    39                           ; 
    40                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    41                           ;        software without specific prior written permission.
    42                           ; 
    43                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    44                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    45                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    46                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    47                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    48                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    49                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    50                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    51                           ; 
    52                           ; 
    53                           ; Code-generator required, PIC18F4620 Definitions
    54                           ; 
    55                           ; SFR Addresses
    56   000000                     
    57                           	psect	idataCOMRAM
    58   0014A0                     __pidataCOMRAM:
    59                           	callstack 0
    60                           
    61                           ;initializer for _port_registers
    62   0014A0  80                 	db	128
    63   0014A1  0F                 	db	15
    64   0014A2  81                 	db	129
    65   0014A3  0F                 	db	15
    66   0014A4  82                 	db	130
    67   0014A5  0F                 	db	15
    68   0014A6  83                 	db	131
    69   0014A7  0F                 	db	15
    70   0014A8  84                 	db	132
    71   0014A9  0F                 	db	15
    72                           
    73                           ;initializer for _lat_registers
    74   0014AA  89                 	db	137
    75   0014AB  0F                 	db	15
    76   0014AC  8A                 	db	138
    77   0014AD  0F                 	db	15
    78   0014AE  8B                 	db	139
    79   0014AF  0F                 	db	15
    80   0014B0  8C                 	db	140
    81   0014B1  0F                 	db	15
    82   0014B2  8D                 	db	141
    83   0014B3  0F                 	db	15
    84                           
    85                           ;initializer for _tris_registers
    86   0014B4  92                 	db	146
    87   0014B5  0F                 	db	15
    88   0014B6  93                 	db	147
    89   0014B7  0F                 	db	15
    90   0014B8  94                 	db	148
    91   0014B9  0F                 	db	15
    92   0014BA  95                 	db	149
    93   0014BB  0F                 	db	15
    94   0014BC  96                 	db	150
    95   0014BD  0F                 	db	15
    96                           
    97                           ;initializer for _btn_1
    98   0014BE  43                 	db	67
    99                           
   100                           ;initializer for _led_3
   101   0014BF  12                 	db	18
   102                           
   103                           ;initializer for _led_2
   104   0014C0  0A                 	db	10
   105                           
   106                           ;initializer for _led_1
   107   0014C1  02                 	db	2
   108                           
   109                           	psect	nvCOMRAM
   110   000030                     __pnvCOMRAM:
   111                           	callstack 0
   112   000030                     _ret:
   113                           	callstack 0
   114   000030                     	ds	1
   115   000000                     _PORTE	set	3972
   116   000000                     _PORTD	set	3971
   117   000000                     _PORTC	set	3970
   118   000000                     _PORTB	set	3969
   119   000000                     _PORTA	set	3968
   120   000000                     _LATA	set	3977
   121   000000                     _TRISA	set	3986
   122   000000                     _TRISE	set	3990
   123   000000                     _TRISD	set	3989
   124   000000                     _TRISC	set	3988
   125   000000                     _TRISB	set	3987
   126   000000                     _LATE	set	3981
   127   000000                     _LATD	set	3980
   128   000000                     _LATC	set	3979
   129   000000                     _LATB	set	3978
   130                           
   131                           ; #config settings
   132                           
   133                           	psect	cinit
   134   001472                     __pcinit:
   135                           	callstack 0
   136   001472                     start_initialization:
   137                           	callstack 0
   138   001472                     __initialization:
   139                           	callstack 0
   140                           
   141                           ; Initialize objects allocated to COMRAM (34 bytes)
   142                           ; load TBLPTR registers with __pidataCOMRAM
   143   001472  0EA0               	movlw	low __pidataCOMRAM
   144   001474  6EF6               	movwf	tblptrl,c
   145   001476  0E14               	movlw	high __pidataCOMRAM
   146   001478  6EF7               	movwf	tblptrh,c
   147   00147A  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   148   00147C  6EF8               	movwf	tblptru,c
   149   00147E  EE00  F001         	lfsr	0,__pdataCOMRAM
   150   001482  EE10 F022          	lfsr	1,34
   151   001486                     copy_data0:
   152   001486  0009               	tblrd		*+
   153   001488  CFF5 FFEE          	movff	tablat,postinc0
   154   00148C  50E5               	movf	postdec1,w,c
   155   00148E  50E1               	movf	fsr1l,w,c
   156   001490  E1FA               	bnz	copy_data0
   157                           
   158                           ; Clear objects allocated to COMRAM (2 bytes)
   159   001492  6A2F               	clrf	(__pbssCOMRAM+1)& (0+255),c
   160   001494  6A2E               	clrf	__pbssCOMRAM& (0+255),c
   161   001496                     end_of_initialization:
   162                           	callstack 0
   163   001496                     __end_of__initialization:
   164                           	callstack 0
   165   001496  0E00               	movlw	low (__Lmediumconst shr (0+16))
   166   001498  6EF8               	movwf	tblptru,c
   167   00149A  0100               	movlb	0
   168   00149C  EFBD  F009         	goto	_main	;jump to C main() function
   169                           
   170                           	psect	bssCOMRAM
   171   00002E                     __pbssCOMRAM:
   172                           	callstack 0
   173   00002E                     _btn1_status:
   174                           	callstack 0
   175   00002E                     	ds	1
   176   00002F                     _led_1_st:
   177                           	callstack 0
   178   00002F                     	ds	1
   179                           
   180                           	psect	dataCOMRAM
   181   000001                     __pdataCOMRAM:
   182                           	callstack 0
   183   000001                     _port_registers:
   184                           	callstack 0
   185   000001                     	ds	10
   186   00000B                     _lat_registers:
   187                           	callstack 0
   188   00000B                     	ds	10
   189   000015                     _tris_registers:
   190                           	callstack 0
   191   000015                     	ds	10
   192   00001F                     _btn_1:
   193                           	callstack 0
   194   00001F                     	ds	1
   195   000020                     _led_3:
   196                           	callstack 0
   197   000020                     	ds	1
   198   000021                     _led_2:
   199                           	callstack 0
   200   000021                     	ds	1
   201   000022                     _led_1:
   202                           	callstack 0
   203   000022                     	ds	1
   204                           
   205                           	psect	cstackCOMRAM
   206   000023                     __pcstackCOMRAM:
   207                           	callstack 0
   208   000023                     gpio_pin_get_direction_status@_pin_config:
   209                           	callstack 0
   210   000023                     gpio_pin_write_logic@_pin_config:
   211                           	callstack 0
   212   000023                     gpio_pin_read_logic@_pin_config:
   213                           	callstack 0
   214   000023                     gpio_pin_direction_intialize@_pin_config:
   215                           	callstack 0
   216                           
   217                           ; 2 bytes @ 0x0
   218   000023                     	ds	1
   219   000024                     gpio_pin_get_direction_status@direction_status:
   220                           	callstack 0
   221   000024                     gpio_pin_write_logic@logic:
   222                           	callstack 0
   223   000024                     gpio_pin_read_logic@logic:
   224                           	callstack 0
   225                           
   226                           ; 1 bytes @ 0x1
   227   000024                     	ds	1
   228   000025                     ??_gpio_pin_direction_intialize:
   229   000025                     ??_gpio_pin_get_direction_status:
   230   000025                     ??_gpio_pin_write_logic:
   231   000025                     ??_gpio_pin_read_logic:
   232                           
   233                           ; 1 bytes @ 0x2
   234   000025                     	ds	4
   235   000029                     gpio_pin_get_direction_status@ret:
   236                           	callstack 0
   237   000029                     gpio_pin_read_logic@ret:
   238                           	callstack 0
   239                           
   240                           ; 1 bytes @ 0x6
   241   000029                     	ds	1
   242   00002A                     gpio_pin_direction_intialize@ret:
   243                           	callstack 0
   244   00002A                     gpio_pin_write_logic@ret:
   245                           	callstack 0
   246                           
   247                           ; 1 bytes @ 0x7
   248   00002A                     	ds	1
   249   00002B                     gpio_pin_intialize@_pin_config:
   250                           	callstack 0
   251                           
   252                           ; 1 bytes @ 0x8
   253   00002B                     	ds	1
   254   00002C                     ??_gpio_pin_intialize:
   255                           
   256                           ; 1 bytes @ 0x9
   257   00002C                     	ds	1
   258   00002D                     gpio_pin_intialize@ret:
   259                           	callstack 0
   260                           
   261                           ; 1 bytes @ 0xA
   262   00002D                     	ds	1
   263   00002E                     
   264                           ; 1 bytes @ 0xB
   265 ;;
   266 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   267 ;;
   268 ;; *************** function _main *****************
   269 ;; Defined at:
   270 ;;		line 45 in file "application.c"
   271 ;; Parameters:    Size  Location     Type
   272 ;;		None
   273 ;; Auto vars:     Size  Location     Type
   274 ;;		None
   275 ;; Return value:  Size  Location     Type
   276 ;;                  2  133[None  ] int 
   277 ;; Registers used:
   278 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   279 ;; Tracked objects:
   280 ;;		On entry : 0/0
   281 ;;		On exit  : 0/0
   282 ;;		Unchanged: 0/0
   283 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   284 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   285 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   286 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   287 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   288 ;;Total ram usage:        0 bytes
   289 ;; Hardware stack levels required when called: 2
   290 ;; This function calls:
   291 ;;		_gpio_pin_direction_intialize
   292 ;;		_gpio_pin_get_direction_status
   293 ;;		_gpio_pin_intialize
   294 ;;		_gpio_pin_read_logic
   295 ;;		_gpio_pin_write_logic
   296 ;; This function is called by:
   297 ;;		Startup code after reset
   298 ;; This function uses a non-reentrant model
   299 ;;
   300                           
   301                           	psect	text0
   302   00137A                     __ptext0:
   303                           	callstack 0
   304   00137A                     _main:
   305                           	callstack 29
   306   00137A                     
   307                           ;application.c: 47:     ret = gpio_pin_intialize(&btn_1);
   308   00137A  0E1F               	movlw	low _btn_1
   309   00137C  6E2B               	movwf	gpio_pin_intialize@_pin_config^0,c
   310   00137E  EC09  F00A         	call	_gpio_pin_intialize	;wreg free
   311   001382  6E30               	movwf	_ret^0,c
   312                           
   313                           ;application.c: 49:     ret = gpio_pin_intialize(&led_1);
   314   001384  0E22               	movlw	low _led_1
   315   001386  6E2B               	movwf	gpio_pin_intialize@_pin_config^0,c
   316   001388  EC09  F00A         	call	_gpio_pin_intialize	;wreg free
   317   00138C  6E30               	movwf	_ret^0,c
   318                           
   319                           ;application.c: 50:     ret = gpio_pin_intialize(&led_2);
   320   00138E  0E21               	movlw	low _led_2
   321   001390  6E2B               	movwf	gpio_pin_intialize@_pin_config^0,c
   322   001392  EC09  F00A         	call	_gpio_pin_intialize	;wreg free
   323   001396  6E30               	movwf	_ret^0,c
   324                           
   325                           ;application.c: 51:     ret = gpio_pin_intialize(&led_3);
   326   001398  0E20               	movlw	low _led_3
   327   00139A  6E2B               	movwf	gpio_pin_intialize@_pin_config^0,c
   328   00139C  EC09  F00A         	call	_gpio_pin_intialize	;wreg free
   329   0013A0  6E30               	movwf	_ret^0,c
   330   0013A2                     
   331                           ;application.c: 53:     ret = gpio_pin_get_direction_status(&led_1,&led_1_st);
   332   0013A2  0E22               	movlw	low _led_1
   333   0013A4  6E23               	movwf	gpio_pin_get_direction_status@_pin_config^0,c
   334   0013A6  0E2F               	movlw	low _led_1_st
   335   0013A8  6E24               	movwf	gpio_pin_get_direction_status@direction_status^0,c
   336   0013AA  EC6B  F009         	call	_gpio_pin_get_direction_status	;wreg free
   337   0013AE  6E30               	movwf	_ret^0,c
   338   0013B0                     
   339                           ;application.c: 54:     ret = gpio_pin_write_logic(&led_3,GPIO_LOW);
   340   0013B0  0E20               	movlw	low _led_3
   341   0013B2  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   342   0013B4  0E00               	movlw	0
   343   0013B6  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   344   0013B8  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
   345   0013BC  6E30               	movwf	_ret^0,c
   346   0013BE                     
   347                           ;application.c: 56:     ret = gpio_pin_direction_intialize(((void*)0));
   348   0013BE  0E00               	movlw	0
   349   0013C0  6E23               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   350   0013C2  0E00               	movlw	0
   351   0013C4  6E24               	movwf	(gpio_pin_direction_intialize@_pin_config+1)^0,c
   352   0013C6  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   353   0013CA  6E30               	movwf	_ret^0,c
   354   0013CC                     l1037:
   355                           
   356                           ;application.c: 59:         ret = gpio_pin_read_logic(&btn_1 , &btn1_status);
   357   0013CC  0E1F               	movlw	low _btn_1
   358   0013CE  6E23               	movwf	gpio_pin_read_logic@_pin_config^0,c
   359   0013D0  0E2E               	movlw	low _btn1_status
   360   0013D2  6E24               	movwf	gpio_pin_read_logic@logic^0,c
   361   0013D4  EC19  F009         	call	_gpio_pin_read_logic	;wreg free
   362   0013D8  6E30               	movwf	_ret^0,c
   363   0013DA                     
   364                           ;application.c: 60:         if(btn1_status == GPIO_HIGH){
   365   0013DA  042E               	decf	_btn1_status^0,w,c
   366   0013DC  A4D8               	btfss	status,2,c
   367   0013DE  EFF3  F009         	goto	u431
   368   0013E2  EFF5  F009         	goto	u430
   369   0013E6                     u431:
   370   0013E6  EFFE  F009         	goto	l1043
   371   0013EA                     u430:
   372   0013EA                     
   373                           ;application.c: 61:                 ret = gpio_pin_write_logic(&led_1,GPIO_HIGH);
   374   0013EA  0E22               	movlw	low _led_1
   375   0013EC  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   376   0013EE  0E01               	movlw	1
   377   0013F0  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   378   0013F2  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
   379   0013F6  6E30               	movwf	_ret^0,c
   380                           
   381                           ;application.c: 63:         }else{
   382   0013F8  EFE6  F009         	goto	l1037
   383   0013FC                     l1043:
   384                           
   385                           ;application.c: 64:                 ret = gpio_pin_write_logic(&led_1,GPIO_LOW);
   386   0013FC  0E22               	movlw	low _led_1
   387   0013FE  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   388   001400  0E00               	movlw	0
   389   001402  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   390   001404  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
   391   001408  6E30               	movwf	_ret^0,c
   392   00140A  EFE6  F009         	goto	l1037
   393   00140E  EF00  F000         	goto	start
   394   001412                     __end_of_main:
   395                           	callstack 0
   396                           
   397 ;; *************** function _gpio_pin_read_logic *****************
   398 ;; Defined at:
   399 ;;		line 89 in file "MCAL_Layer/GPIO/hal_gpio.c"
   400 ;; Parameters:    Size  Location     Type
   401 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   402 ;;		 -> btn_1(1), 
   403 ;;  logic           1    1[COMRAM] PTR enum E2494
   404 ;;		 -> btn1_status(1), 
   405 ;; Auto vars:     Size  Location     Type
   406 ;;  ret             1    6[COMRAM] unsigned char 
   407 ;; Return value:  Size  Location     Type
   408 ;;                  1    wreg      unsigned char 
   409 ;; Registers used:
   410 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   411 ;; Tracked objects:
   412 ;;		On entry : 0/0
   413 ;;		On exit  : 0/0
   414 ;;		Unchanged: 0/0
   415 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   416 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   417 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   418 ;;      Temps:          4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   419 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   420 ;;Total ram usage:        7 bytes
   421 ;; Hardware stack levels used: 1
   422 ;; This function calls:
   423 ;;		Nothing
   424 ;; This function is called by:
   425 ;;		_main
   426 ;; This function uses a non-reentrant model
   427 ;;
   428                           
   429                           	psect	text1
   430   001232                     __ptext1:
   431                           	callstack 0
   432   001232                     _gpio_pin_read_logic:
   433                           	callstack 30
   434   001232                     
   435                           ;MCAL_Layer/GPIO/hal_gpio.c: 90:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   436   001232  0E01               	movlw	1
   437   001234  6E29               	movwf	gpio_pin_read_logic@ret^0,c
   438                           
   439                           ;MCAL_Layer/GPIO/hal_gpio.c: 91:     if(((void*)0)==_pin_config || ((void*)0)==logic || 
      +                          _pin_config->pin >8 -1 ){
   440   001236  5023               	movf	gpio_pin_read_logic@_pin_config^0,w,c
   441   001238  B4D8               	btfsc	status,2,c
   442   00123A  EF21  F009         	goto	u371
   443   00123E  EF23  F009         	goto	u370
   444   001242                     u371:
   445   001242  EF3B  F009         	goto	l1009
   446   001246                     u370:
   447   001246  5024               	movf	gpio_pin_read_logic@logic^0,w,c
   448   001248  B4D8               	btfsc	status,2,c
   449   00124A  EF29  F009         	goto	u381
   450   00124E  EF2B  F009         	goto	u380
   451   001252                     u381:
   452   001252  EF3B  F009         	goto	l1009
   453   001256                     u380:
   454   001256  5023               	movf	gpio_pin_read_logic@_pin_config^0,w,c
   455   001258  6ED9               	movwf	fsr2l,c
   456   00125A  6ADA               	clrf	fsr2h,c
   457   00125C  30DF               	rrcf	223,w,c
   458   00125E  32E8               	rrcf	wreg,f,c
   459   001260  32E8               	rrcf	wreg,f,c
   460   001262  0B07               	andlw	7
   461   001264  6E25               	movwf	??_gpio_pin_read_logic^0,c
   462   001266  0E07               	movlw	7
   463   001268  6425               	cpfsgt	??_gpio_pin_read_logic^0,c
   464   00126A  EF39  F009         	goto	u391
   465   00126E  EF3B  F009         	goto	u390
   466   001272                     u391:
   467   001272  EF3F  F009         	goto	l1011
   468   001276                     u390:
   469   001276                     l1009:
   470                           
   471                           ;MCAL_Layer/GPIO/hal_gpio.c: 92:         ret = (Std_ReturnType)0x00;
   472   001276  0E00               	movlw	0
   473   001278  6E29               	movwf	gpio_pin_read_logic@ret^0,c
   474                           
   475                           ;MCAL_Layer/GPIO/hal_gpio.c: 93:     }else{
   476   00127A  EF69  F009         	goto	l1013
   477   00127E                     l1011:
   478                           
   479                           ;MCAL_Layer/GPIO/hal_gpio.c: 94:         *logic = ((*port_registers[_pin_config->port] >
      +                          > _pin_config->pin)&(uint8)1);
   480   00127E  5024               	movf	gpio_pin_read_logic@logic^0,w,c
   481   001280  6ED9               	movwf	fsr2l,c
   482   001282  6ADA               	clrf	fsr2h,c
   483   001284  5023               	movf	gpio_pin_read_logic@_pin_config^0,w,c
   484   001286  6EE1               	movwf	fsr1l,c
   485   001288  6AE2               	clrf	fsr1h,c
   486   00128A  30E7               	rrcf	231,w,c
   487   00128C  32E8               	rrcf	wreg,f,c
   488   00128E  32E8               	rrcf	wreg,f,c
   489   001290  0B07               	andlw	7
   490   001292  6E25               	movwf	??_gpio_pin_read_logic^0,c
   491   001294  5023               	movf	gpio_pin_read_logic@_pin_config^0,w,c
   492   001296  6EE1               	movwf	fsr1l,c
   493   001298  6AE2               	clrf	fsr1h,c
   494   00129A  50E7               	movf	231,w,c
   495   00129C  0B07               	andlw	7
   496   00129E  0D02               	mullw	2
   497   0012A0  50F3               	movf	243,w,c
   498   0012A2  0F01               	addlw	low _port_registers
   499   0012A4  6EE1               	movwf	fsr1l,c
   500   0012A6  6AE2               	clrf	fsr1h,c
   501   0012A8  CFE6 F026          	movff	postinc1,??_gpio_pin_read_logic+1
   502   0012AC  CFE5 F027          	movff	postdec1,??_gpio_pin_read_logic+2
   503   0012B0  C026  FFE1         	movff	??_gpio_pin_read_logic+1,fsr1l
   504   0012B4  C027  FFE2         	movff	??_gpio_pin_read_logic+2,fsr1h
   505   0012B8  50E7               	movf	indf1,w,c
   506   0012BA  6E28               	movwf	(??_gpio_pin_read_logic+3)^0,c
   507   0012BC  2A25               	incf	??_gpio_pin_read_logic^0,f,c
   508   0012BE  EF63  F009         	goto	u404
   509   0012C2                     u405:
   510   0012C2  90D8               	bcf	status,0,c
   511   0012C4  3228               	rrcf	(??_gpio_pin_read_logic+3)^0,f,c
   512   0012C6                     u404:
   513   0012C6  2E25               	decfsz	??_gpio_pin_read_logic^0,f,c
   514   0012C8  EF61  F009         	goto	u405
   515   0012CC  5028               	movf	(??_gpio_pin_read_logic+3)^0,w,c
   516   0012CE  0B01               	andlw	1
   517   0012D0  6EDF               	movwf	indf2,c
   518   0012D2                     l1013:
   519                           
   520                           ;MCAL_Layer/GPIO/hal_gpio.c: 96:         return ret ;
   521   0012D2  5029               	movf	gpio_pin_read_logic@ret^0,w,c
   522   0012D4  0012               	return		;funcret
   523   0012D6                     __end_of_gpio_pin_read_logic:
   524                           	callstack 0
   525                           
   526 ;; *************** function _gpio_pin_intialize *****************
   527 ;; Defined at:
   528 ;;		line 121 in file "MCAL_Layer/GPIO/hal_gpio.c"
   529 ;; Parameters:    Size  Location     Type
   530 ;;  _pin_config     1    8[COMRAM] PTR const struct .
   531 ;;		 -> led_3(1), led_2(1), led_1(1), btn_1(1), 
   532 ;; Auto vars:     Size  Location     Type
   533 ;;  ret             1   10[COMRAM] unsigned char 
   534 ;; Return value:  Size  Location     Type
   535 ;;                  1    wreg      unsigned char 
   536 ;; Registers used:
   537 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   538 ;; Tracked objects:
   539 ;;		On entry : 0/0
   540 ;;		On exit  : 0/0
   541 ;;		Unchanged: 0/0
   542 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   543 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   544 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   545 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   546 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   547 ;;Total ram usage:        3 bytes
   548 ;; Hardware stack levels used: 1
   549 ;; Hardware stack levels required when called: 1
   550 ;; This function calls:
   551 ;;		_gpio_pin_direction_intialize
   552 ;;		_gpio_pin_write_logic
   553 ;; This function is called by:
   554 ;;		_main
   555 ;; This function uses a non-reentrant model
   556 ;;
   557                           
   558                           	psect	text2
   559   001412                     __ptext2:
   560                           	callstack 0
   561   001412                     _gpio_pin_intialize:
   562                           	callstack 29
   563   001412                     
   564                           ;MCAL_Layer/GPIO/hal_gpio.c: 123:      if(((void*)0)==_pin_config || _pin_config->pin >8
      +                           -1){
   565   001412  502B               	movf	gpio_pin_intialize@_pin_config^0,w,c
   566   001414  B4D8               	btfsc	status,2,c
   567   001416  EF0F  F00A         	goto	u411
   568   00141A  EF11  F00A         	goto	u410
   569   00141E                     u411:
   570   00141E  EF21  F00A         	goto	l1021
   571   001422                     u410:
   572   001422  502B               	movf	gpio_pin_intialize@_pin_config^0,w,c
   573   001424  6ED9               	movwf	fsr2l,c
   574   001426  6ADA               	clrf	fsr2h,c
   575   001428  30DF               	rrcf	223,w,c
   576   00142A  32E8               	rrcf	wreg,f,c
   577   00142C  32E8               	rrcf	wreg,f,c
   578   00142E  0B07               	andlw	7
   579   001430  6E2C               	movwf	??_gpio_pin_intialize^0,c
   580   001432  0E07               	movlw	7
   581   001434  642C               	cpfsgt	??_gpio_pin_intialize^0,c
   582   001436  EF1F  F00A         	goto	u421
   583   00143A  EF21  F00A         	goto	u420
   584   00143E                     u421:
   585   00143E  EF25  F00A         	goto	l1023
   586   001442                     u420:
   587   001442                     l1021:
   588                           
   589                           ;MCAL_Layer/GPIO/hal_gpio.c: 124:                  ret = (Std_ReturnType)0x00;
   590   001442  0E00               	movlw	0
   591   001444  6E2D               	movwf	gpio_pin_intialize@ret^0,c
   592                           
   593                           ;MCAL_Layer/GPIO/hal_gpio.c: 126:      }else{
   594   001446  EF37  F00A         	goto	l1025
   595   00144A                     l1023:
   596                           
   597                           ;MCAL_Layer/GPIO/hal_gpio.c: 127:          ret = gpio_pin_direction_intialize( _pin_conf
      +                          ig );
   598   00144A  C02B  F023         	movff	gpio_pin_intialize@_pin_config,gpio_pin_direction_intialize@_pin_config
   599   00144E  6A24               	clrf	(gpio_pin_direction_intialize@_pin_config+1)^0,c
   600   001450  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   601   001454  6E2D               	movwf	gpio_pin_intialize@ret^0,c
   602                           
   603                           ;MCAL_Layer/GPIO/hal_gpio.c: 128:          ret = gpio_pin_write_logic(_pin_config ,_pin_
      +                          config-> logic);
   604   001456  C02B  F023         	movff	gpio_pin_intialize@_pin_config,gpio_pin_write_logic@_pin_config
   605   00145A  502B               	movf	gpio_pin_intialize@_pin_config^0,w,c
   606   00145C  6ED9               	movwf	fsr2l,c
   607   00145E  6ADA               	clrf	fsr2h,c
   608   001460  0E00               	movlw	0
   609   001462  BEDF               	btfsc	indf2,7,c
   610   001464  0E01               	movlw	1
   611   001466  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   612   001468  EC91  F008         	call	_gpio_pin_write_logic	;wreg free
   613   00146C  6E2D               	movwf	gpio_pin_intialize@ret^0,c
   614   00146E                     l1025:
   615                           
   616                           ;MCAL_Layer/GPIO/hal_gpio.c: 131:      return ret;
   617   00146E  502D               	movf	gpio_pin_intialize@ret^0,w,c
   618   001470  0012               	return		;funcret
   619   001472                     __end_of_gpio_pin_intialize:
   620                           	callstack 0
   621                           
   622 ;; *************** function _gpio_pin_write_logic *****************
   623 ;; Defined at:
   624 ;;		line 64 in file "MCAL_Layer/GPIO/hal_gpio.c"
   625 ;; Parameters:    Size  Location     Type
   626 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   627 ;;		 -> led_3(1), led_2(1), led_1(1), btn_1(1), 
   628 ;;  logic           1    1[COMRAM] enum E2494
   629 ;; Auto vars:     Size  Location     Type
   630 ;;  ret             1    7[COMRAM] unsigned char 
   631 ;; Return value:  Size  Location     Type
   632 ;;                  1    wreg      unsigned char 
   633 ;; Registers used:
   634 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   635 ;; Tracked objects:
   636 ;;		On entry : 0/0
   637 ;;		On exit  : 0/0
   638 ;;		Unchanged: 0/0
   639 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   640 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   641 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   642 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   643 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   644 ;;Total ram usage:        8 bytes
   645 ;; Hardware stack levels used: 1
   646 ;; This function calls:
   647 ;;		Nothing
   648 ;; This function is called by:
   649 ;;		_gpio_pin_intialize
   650 ;;		_main
   651 ;; This function uses a non-reentrant model
   652 ;;
   653                           
   654                           	psect	text3
   655   001122                     __ptext3:
   656                           	callstack 0
   657   001122                     _gpio_pin_write_logic:
   658                           	callstack 30
   659   001122                     
   660                           ;MCAL_Layer/GPIO/hal_gpio.c: 65:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   661   001122  0E01               	movlw	1
   662   001124  6E2A               	movwf	gpio_pin_write_logic@ret^0,c
   663                           
   664                           ;MCAL_Layer/GPIO/hal_gpio.c: 66:     if(((void*)0)==_pin_config|| _pin_config->pin >8 -1
      +                           ){
   665   001126  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   666   001128  B4D8               	btfsc	status,2,c
   667   00112A  EF99  F008         	goto	u291
   668   00112E  EF9B  F008         	goto	u290
   669   001132                     u291:
   670   001132  EFAB  F008         	goto	l971
   671   001136                     u290:
   672   001136  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   673   001138  6ED9               	movwf	fsr2l,c
   674   00113A  6ADA               	clrf	fsr2h,c
   675   00113C  30DF               	rrcf	223,w,c
   676   00113E  32E8               	rrcf	wreg,f,c
   677   001140  32E8               	rrcf	wreg,f,c
   678   001142  0B07               	andlw	7
   679   001144  6E25               	movwf	??_gpio_pin_write_logic^0,c
   680   001146  0E07               	movlw	7
   681   001148  6425               	cpfsgt	??_gpio_pin_write_logic^0,c
   682   00114A  EFA9  F008         	goto	u301
   683   00114E  EFAB  F008         	goto	u300
   684   001152                     u301:
   685   001152  EF02  F009         	goto	l979
   686   001156                     u300:
   687   001156                     l971:
   688                           
   689                           ;MCAL_Layer/GPIO/hal_gpio.c: 67:         ret = (Std_ReturnType)0x00;
   690   001156  0E00               	movlw	0
   691   001158  6E2A               	movwf	gpio_pin_write_logic@ret^0,c
   692                           
   693                           ;MCAL_Layer/GPIO/hal_gpio.c: 68:     }else{
   694   00115A  EF17  F009         	goto	l981
   695   00115E                     l973:
   696                           
   697                           ;MCAL_Layer/GPIO/hal_gpio.c: 71:                 (*lat_registers[_pin_config->port] |= (
      +                          (uint8)1 << _pin_config->pin));
   698   00115E  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   699   001160  6ED9               	movwf	fsr2l,c
   700   001162  6ADA               	clrf	fsr2h,c
   701   001164  30DF               	rrcf	223,w,c
   702   001166  32E8               	rrcf	wreg,f,c
   703   001168  32E8               	rrcf	wreg,f,c
   704   00116A  0B07               	andlw	7
   705   00116C  6E25               	movwf	??_gpio_pin_write_logic^0,c
   706   00116E  0E01               	movlw	1
   707   001170  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   708   001172  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   709   001174  EFBE  F008         	goto	u314
   710   001178                     u315:
   711   001178  90D8               	bcf	status,0,c
   712   00117A  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   713   00117C                     u314:
   714   00117C  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   715   00117E  EFBC  F008         	goto	u315
   716   001182  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   717   001184  6ED9               	movwf	fsr2l,c
   718   001186  6ADA               	clrf	fsr2h,c
   719   001188  50DF               	movf	223,w,c
   720   00118A  0B07               	andlw	7
   721   00118C  0D02               	mullw	2
   722   00118E  50F3               	movf	243,w,c
   723   001190  0F0B               	addlw	low _lat_registers
   724   001192  6ED9               	movwf	fsr2l,c
   725   001194  6ADA               	clrf	fsr2h,c
   726   001196  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+2
   727   00119A  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+3
   728   00119E  C027  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   729   0011A2  C028  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   730   0011A6  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   731   0011A8  12DF               	iorwf	indf2,f,c
   732                           
   733                           ;MCAL_Layer/GPIO/hal_gpio.c: 72:                 break;
   734   0011AA  EF17  F009         	goto	l981
   735   0011AE                     l975:
   736                           
   737                           ;MCAL_Layer/GPIO/hal_gpio.c: 74:                 (*lat_registers[_pin_config->port] &= ~
      +                          ((uint8)1 << _pin_config->pin));
   738   0011AE  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   739   0011B0  6ED9               	movwf	fsr2l,c
   740   0011B2  6ADA               	clrf	fsr2h,c
   741   0011B4  30DF               	rrcf	223,w,c
   742   0011B6  32E8               	rrcf	wreg,f,c
   743   0011B8  32E8               	rrcf	wreg,f,c
   744   0011BA  0B07               	andlw	7
   745   0011BC  6E25               	movwf	??_gpio_pin_write_logic^0,c
   746   0011BE  0E01               	movlw	1
   747   0011C0  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   748   0011C2  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   749   0011C4  EFE6  F008         	goto	u324
   750   0011C8                     u325:
   751   0011C8  90D8               	bcf	status,0,c
   752   0011CA  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   753   0011CC                     u324:
   754   0011CC  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   755   0011CE  EFE4  F008         	goto	u325
   756   0011D2  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   757   0011D4  0AFF               	xorlw	255
   758   0011D6  6E27               	movwf	(??_gpio_pin_write_logic+2)^0,c
   759   0011D8  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   760   0011DA  6ED9               	movwf	fsr2l,c
   761   0011DC  6ADA               	clrf	fsr2h,c
   762   0011DE  50DF               	movf	223,w,c
   763   0011E0  0B07               	andlw	7
   764   0011E2  0D02               	mullw	2
   765   0011E4  50F3               	movf	243,w,c
   766   0011E6  0F0B               	addlw	low _lat_registers
   767   0011E8  6ED9               	movwf	fsr2l,c
   768   0011EA  6ADA               	clrf	fsr2h,c
   769   0011EC  CFDE F028          	movff	postinc2,??_gpio_pin_write_logic+3
   770   0011F0  CFDD F029          	movff	postdec2,??_gpio_pin_write_logic+4
   771   0011F4  C028  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   772   0011F8  C029  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   773   0011FC  5027               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   774   0011FE  16DF               	andwf	indf2,f,c
   775                           
   776                           ;MCAL_Layer/GPIO/hal_gpio.c: 75:                 break;
   777   001200  EF17  F009         	goto	l981
   778   001204                     l979:
   779   001204  5024               	movf	gpio_pin_write_logic@logic^0,w,c
   780   001206  6E25               	movwf	??_gpio_pin_write_logic^0,c
   781   001208  6A26               	clrf	(??_gpio_pin_write_logic+1)^0,c
   782                           
   783                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   784                           ; Switch size 1, requested type "simple"
   785                           ; Number of cases is 1, Range of values is 0 to 0
   786                           ; switch strategies available:
   787                           ; Name         Instructions Cycles
   788                           ; simple_byte            4     3 (average)
   789                           ;	Chosen strategy is simple_byte
   790   00120A  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   791   00120C  0A00               	xorlw	0	; case 0
   792   00120E  B4D8               	btfsc	status,2,c
   793   001210  EF0C  F009         	goto	l1049
   794   001214  EFAB  F008         	goto	l971
   795   001218                     l1049:
   796                           
   797                           ; Switch size 1, requested type "simple"
   798                           ; Number of cases is 2, Range of values is 0 to 1
   799                           ; switch strategies available:
   800                           ; Name         Instructions Cycles
   801                           ; simple_byte            7     4 (average)
   802                           ;	Chosen strategy is simple_byte
   803   001218  5025               	movf	??_gpio_pin_write_logic^0,w,c
   804   00121A  0A00               	xorlw	0	; case 0
   805   00121C  B4D8               	btfsc	status,2,c
   806   00121E  EFD7  F008         	goto	l975
   807   001222  0A01               	xorlw	1	; case 1
   808   001224  B4D8               	btfsc	status,2,c
   809   001226  EFAF  F008         	goto	l973
   810   00122A  EFAB  F008         	goto	l971
   811   00122E                     l981:
   812                           
   813                           ;MCAL_Layer/GPIO/hal_gpio.c: 79:         return ret ;
   814   00122E  502A               	movf	gpio_pin_write_logic@ret^0,w,c
   815   001230  0012               	return		;funcret
   816   001232                     __end_of_gpio_pin_write_logic:
   817                           	callstack 0
   818                           
   819 ;; *************** function _gpio_pin_direction_intialize *****************
   820 ;; Defined at:
   821 ;;		line 22 in file "MCAL_Layer/GPIO/hal_gpio.c"
   822 ;; Parameters:    Size  Location     Type
   823 ;;  _pin_config     2    0[COMRAM] PTR const struct .
   824 ;;		 -> led_3(1), led_2(1), led_1(1), btn_1(1), 
   825 ;;		 -> NULL(0), 
   826 ;; Auto vars:     Size  Location     Type
   827 ;;  ret             1    7[COMRAM] unsigned char 
   828 ;; Return value:  Size  Location     Type
   829 ;;                  1    wreg      unsigned char 
   830 ;; Registers used:
   831 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   832 ;; Tracked objects:
   833 ;;		On entry : 0/0
   834 ;;		On exit  : 0/0
   835 ;;		Unchanged: 0/0
   836 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   837 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   838 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   839 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   840 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   841 ;;Total ram usage:        8 bytes
   842 ;; Hardware stack levels used: 1
   843 ;; This function calls:
   844 ;;		Nothing
   845 ;; This function is called by:
   846 ;;		_gpio_pin_intialize
   847 ;;		_main
   848 ;; This function uses a non-reentrant model
   849 ;;
   850                           
   851                           	psect	text4
   852   001002                     __ptext4:
   853                           	callstack 0
   854   001002                     _gpio_pin_direction_intialize:
   855                           	callstack 29
   856   001002                     
   857                           ;MCAL_Layer/GPIO/hal_gpio.c: 23:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   858   001002  0E01               	movlw	1
   859   001004  6E2A               	movwf	gpio_pin_direction_intialize@ret^0,c
   860   001006                     
   861                           ;MCAL_Layer/GPIO/hal_gpio.c: 24:     if(((void*)0)==_pin_config || _pin_config->pin >8 -
      +                          1){
   862   001006  5023               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   863   001008  1024               	iorwf	(gpio_pin_direction_intialize@_pin_config+1)^0,w,c
   864   00100A  B4D8               	btfsc	status,2,c
   865   00100C  EF0A  F008         	goto	u241
   866   001010  EF0C  F008         	goto	u240
   867   001014                     u241:
   868   001014  EF1D  F008         	goto	l953
   869   001018                     u240:
   870   001018  C023  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   871   00101C  C024  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   872   001020  30DF               	rrcf	223,w,c
   873   001022  32E8               	rrcf	wreg,f,c
   874   001024  32E8               	rrcf	wreg,f,c
   875   001026  0B07               	andlw	7
   876   001028  6E25               	movwf	??_gpio_pin_direction_intialize^0,c
   877   00102A  0E07               	movlw	7
   878   00102C  6425               	cpfsgt	??_gpio_pin_direction_intialize^0,c
   879   00102E  EF1B  F008         	goto	u251
   880   001032  EF1D  F008         	goto	u250
   881   001036                     u251:
   882   001036  EF78  F008         	goto	l961
   883   00103A                     u250:
   884   00103A                     l953:
   885                           
   886                           ;MCAL_Layer/GPIO/hal_gpio.c: 25:         ret = (Std_ReturnType)0x00;
   887   00103A  0E00               	movlw	0
   888   00103C  6E2A               	movwf	gpio_pin_direction_intialize@ret^0,c
   889                           
   890                           ;MCAL_Layer/GPIO/hal_gpio.c: 26:     }else{
   891   00103E  EF8F  F008         	goto	l963
   892   001042                     l955:
   893                           
   894                           ;MCAL_Layer/GPIO/hal_gpio.c: 29:                 (*tris_registers[_pin_config->port] &= 
      +                          ~((uint8)1 << _pin_config->pin));
   895   001042  C023  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   896   001046  C024  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   897   00104A  30DF               	rrcf	223,w,c
   898   00104C  32E8               	rrcf	wreg,f,c
   899   00104E  32E8               	rrcf	wreg,f,c
   900   001050  0B07               	andlw	7
   901   001052  6E25               	movwf	??_gpio_pin_direction_intialize^0,c
   902   001054  0E01               	movlw	1
   903   001056  6E26               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   904   001058  2A25               	incf	??_gpio_pin_direction_intialize^0,f,c
   905   00105A  EF31  F008         	goto	u264
   906   00105E                     u265:
   907   00105E  90D8               	bcf	status,0,c
   908   001060  3626               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   909   001062                     u264:
   910   001062  2E25               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   911   001064  EF2F  F008         	goto	u265
   912   001068  5026               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   913   00106A  0AFF               	xorlw	255
   914   00106C  6E27               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   915   00106E  C023  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   916   001072  C024  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   917   001076  50DF               	movf	223,w,c
   918   001078  0B07               	andlw	7
   919   00107A  0D02               	mullw	2
   920   00107C  50F3               	movf	243,w,c
   921   00107E  0F15               	addlw	low _tris_registers
   922   001080  6ED9               	movwf	fsr2l,c
   923   001082  6ADA               	clrf	fsr2h,c
   924   001084  CFDE F028          	movff	postinc2,??_gpio_pin_direction_intialize+3
   925   001088  CFDD F029          	movff	postdec2,??_gpio_pin_direction_intialize+4
   926   00108C  C028  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
   927   001090  C029  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
   928   001094  5027               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   929   001096  16DF               	andwf	indf2,f,c
   930                           
   931                           ;MCAL_Layer/GPIO/hal_gpio.c: 30:               break;
   932   001098  EF8F  F008         	goto	l963
   933   00109C                     l957:
   934                           
   935                           ;MCAL_Layer/GPIO/hal_gpio.c: 32:                 (*tris_registers[_pin_config->port] |= 
      +                          ((uint8)1 << _pin_config->pin));
   936   00109C  C023  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   937   0010A0  C024  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   938   0010A4  30DF               	rrcf	223,w,c
   939   0010A6  32E8               	rrcf	wreg,f,c
   940   0010A8  32E8               	rrcf	wreg,f,c
   941   0010AA  0B07               	andlw	7
   942   0010AC  6E25               	movwf	??_gpio_pin_direction_intialize^0,c
   943   0010AE  0E01               	movlw	1
   944   0010B0  6E26               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   945   0010B2  2A25               	incf	??_gpio_pin_direction_intialize^0,f,c
   946   0010B4  EF5E  F008         	goto	u274
   947   0010B8                     u275:
   948   0010B8  90D8               	bcf	status,0,c
   949   0010BA  3626               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   950   0010BC                     u274:
   951   0010BC  2E25               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   952   0010BE  EF5C  F008         	goto	u275
   953   0010C2  C023  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   954   0010C6  C024  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   955   0010CA  50DF               	movf	223,w,c
   956   0010CC  0B07               	andlw	7
   957   0010CE  0D02               	mullw	2
   958   0010D0  50F3               	movf	243,w,c
   959   0010D2  0F15               	addlw	low _tris_registers
   960   0010D4  6ED9               	movwf	fsr2l,c
   961   0010D6  6ADA               	clrf	fsr2h,c
   962   0010D8  CFDE F027          	movff	postinc2,??_gpio_pin_direction_intialize+2
   963   0010DC  CFDD F028          	movff	postdec2,??_gpio_pin_direction_intialize+3
   964   0010E0  C027  FFD9         	movff	??_gpio_pin_direction_intialize+2,fsr2l
   965   0010E4  C028  FFDA         	movff	??_gpio_pin_direction_intialize+3,fsr2h
   966   0010E8  5026               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   967   0010EA  12DF               	iorwf	indf2,f,c
   968                           
   969                           ;MCAL_Layer/GPIO/hal_gpio.c: 33:               break;
   970   0010EC  EF8F  F008         	goto	l963
   971   0010F0                     l961:
   972   0010F0  C023  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   973   0010F4  C024  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   974   0010F8  BCDF               	btfsc	indf2,6,c
   975   0010FA  EF81  F008         	goto	u281
   976   0010FE  EF84  F008         	goto	u280
   977   001102                     u281:
   978   001102  0E01               	movlw	1
   979   001104  EF85  F008         	goto	u286
   980   001108                     u280:
   981   001108  0E00               	movlw	0
   982   00110A                     u286:
   983                           
   984                           ; Switch size 1, requested type "simple"
   985                           ; Number of cases is 2, Range of values is 0 to 1
   986                           ; switch strategies available:
   987                           ; Name         Instructions Cycles
   988                           ; simple_byte            7     4 (average)
   989                           ;	Chosen strategy is simple_byte
   990   00110A  0A00               	xorlw	0	; case 0
   991   00110C  B4D8               	btfsc	status,2,c
   992   00110E  EF21  F008         	goto	l955
   993   001112  0A01               	xorlw	1	; case 1
   994   001114  B4D8               	btfsc	status,2,c
   995   001116  EF4E  F008         	goto	l957
   996   00111A  EF1D  F008         	goto	l953
   997   00111E                     l963:
   998                           
   999                           ;MCAL_Layer/GPIO/hal_gpio.c: 37:     return ret ;
  1000   00111E  502A               	movf	gpio_pin_direction_intialize@ret^0,w,c
  1001   001120  0012               	return		;funcret
  1002   001122                     __end_of_gpio_pin_direction_intialize:
  1003                           	callstack 0
  1004                           
  1005 ;; *************** function _gpio_pin_get_direction_status *****************
  1006 ;; Defined at:
  1007 ;;		line 47 in file "MCAL_Layer/GPIO/hal_gpio.c"
  1008 ;; Parameters:    Size  Location     Type
  1009 ;;  _pin_config     1    0[COMRAM] PTR const struct .
  1010 ;;		 -> led_1(1), 
  1011 ;;  direction_st    1    1[COMRAM] PTR enum E2498
  1012 ;;		 -> led_1_st(1), 
  1013 ;; Auto vars:     Size  Location     Type
  1014 ;;  ret             1    6[COMRAM] unsigned char 
  1015 ;; Return value:  Size  Location     Type
  1016 ;;                  1    wreg      unsigned char 
  1017 ;; Registers used:
  1018 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  1019 ;; Tracked objects:
  1020 ;;		On entry : 0/0
  1021 ;;		On exit  : 0/0
  1022 ;;		Unchanged: 0/0
  1023 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1024 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1025 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1026 ;;      Temps:          4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1027 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1028 ;;Total ram usage:        7 bytes
  1029 ;; Hardware stack levels used: 1
  1030 ;; This function calls:
  1031 ;;		Nothing
  1032 ;; This function is called by:
  1033 ;;		_main
  1034 ;; This function uses a non-reentrant model
  1035 ;;
  1036                           
  1037                           	psect	text5
  1038   0012D6                     __ptext5:
  1039                           	callstack 0
  1040   0012D6                     _gpio_pin_get_direction_status:
  1041                           	callstack 30
  1042   0012D6                     
  1043                           ;MCAL_Layer/GPIO/hal_gpio.c: 48:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
  1044   0012D6  0E01               	movlw	1
  1045   0012D8  6E29               	movwf	gpio_pin_get_direction_status@ret^0,c
  1046                           
  1047                           ;MCAL_Layer/GPIO/hal_gpio.c: 49:        if(((void*)0)==_pin_config || ((void*)0)==direct
      +                          ion_status || _pin_config->pin >8 -1){
  1048   0012DA  5023               	movf	gpio_pin_get_direction_status@_pin_config^0,w,c
  1049   0012DC  B4D8               	btfsc	status,2,c
  1050   0012DE  EF73  F009         	goto	u331
  1051   0012E2  EF75  F009         	goto	u330
  1052   0012E6                     u331:
  1053   0012E6  EF8D  F009         	goto	l995
  1054   0012EA                     u330:
  1055   0012EA  5024               	movf	gpio_pin_get_direction_status@direction_status^0,w,c
  1056   0012EC  B4D8               	btfsc	status,2,c
  1057   0012EE  EF7B  F009         	goto	u341
  1058   0012F2  EF7D  F009         	goto	u340
  1059   0012F6                     u341:
  1060   0012F6  EF8D  F009         	goto	l995
  1061   0012FA                     u340:
  1062   0012FA  5023               	movf	gpio_pin_get_direction_status@_pin_config^0,w,c
  1063   0012FC  6ED9               	movwf	fsr2l,c
  1064   0012FE  6ADA               	clrf	fsr2h,c
  1065   001300  30DF               	rrcf	223,w,c
  1066   001302  32E8               	rrcf	wreg,f,c
  1067   001304  32E8               	rrcf	wreg,f,c
  1068   001306  0B07               	andlw	7
  1069   001308  6E25               	movwf	??_gpio_pin_get_direction_status^0,c
  1070   00130A  0E07               	movlw	7
  1071   00130C  6425               	cpfsgt	??_gpio_pin_get_direction_status^0,c
  1072   00130E  EF8B  F009         	goto	u351
  1073   001312  EF8D  F009         	goto	u350
  1074   001316                     u351:
  1075   001316  EF91  F009         	goto	l997
  1076   00131A                     u350:
  1077   00131A                     l995:
  1078                           
  1079                           ;MCAL_Layer/GPIO/hal_gpio.c: 50:         ret = (Std_ReturnType)0x00;
  1080   00131A  0E00               	movlw	0
  1081   00131C  6E29               	movwf	gpio_pin_get_direction_status@ret^0,c
  1082                           
  1083                           ;MCAL_Layer/GPIO/hal_gpio.c: 51:     }else{
  1084   00131E  EFBB  F009         	goto	l999
  1085   001322                     l997:
  1086                           
  1087                           ;MCAL_Layer/GPIO/hal_gpio.c: 52:        *direction_status = ((*tris_registers[_pin_confi
      +                          g->port] >> _pin_config->pin)&(uint8)1);
  1088   001322  5024               	movf	gpio_pin_get_direction_status@direction_status^0,w,c
  1089   001324  6ED9               	movwf	fsr2l,c
  1090   001326  6ADA               	clrf	fsr2h,c
  1091   001328  5023               	movf	gpio_pin_get_direction_status@_pin_config^0,w,c
  1092   00132A  6EE1               	movwf	fsr1l,c
  1093   00132C  6AE2               	clrf	fsr1h,c
  1094   00132E  30E7               	rrcf	231,w,c
  1095   001330  32E8               	rrcf	wreg,f,c
  1096   001332  32E8               	rrcf	wreg,f,c
  1097   001334  0B07               	andlw	7
  1098   001336  6E25               	movwf	??_gpio_pin_get_direction_status^0,c
  1099   001338  5023               	movf	gpio_pin_get_direction_status@_pin_config^0,w,c
  1100   00133A  6EE1               	movwf	fsr1l,c
  1101   00133C  6AE2               	clrf	fsr1h,c
  1102   00133E  50E7               	movf	231,w,c
  1103   001340  0B07               	andlw	7
  1104   001342  0D02               	mullw	2
  1105   001344  50F3               	movf	243,w,c
  1106   001346  0F15               	addlw	low _tris_registers
  1107   001348  6EE1               	movwf	fsr1l,c
  1108   00134A  6AE2               	clrf	fsr1h,c
  1109   00134C  CFE6 F026          	movff	postinc1,??_gpio_pin_get_direction_status+1
  1110   001350  CFE5 F027          	movff	postdec1,??_gpio_pin_get_direction_status+2
  1111   001354  C026  FFE1         	movff	??_gpio_pin_get_direction_status+1,fsr1l
  1112   001358  C027  FFE2         	movff	??_gpio_pin_get_direction_status+2,fsr1h
  1113   00135C  50E7               	movf	indf1,w,c
  1114   00135E  6E28               	movwf	(??_gpio_pin_get_direction_status+3)^0,c
  1115   001360  2A25               	incf	??_gpio_pin_get_direction_status^0,f,c
  1116   001362  EFB5  F009         	goto	u364
  1117   001366                     u365:
  1118   001366  90D8               	bcf	status,0,c
  1119   001368  3228               	rrcf	(??_gpio_pin_get_direction_status+3)^0,f,c
  1120   00136A                     u364:
  1121   00136A  2E25               	decfsz	??_gpio_pin_get_direction_status^0,f,c
  1122   00136C  EFB3  F009         	goto	u365
  1123   001370  5028               	movf	(??_gpio_pin_get_direction_status+3)^0,w,c
  1124   001372  0B01               	andlw	1
  1125   001374  6EDF               	movwf	indf2,c
  1126   001376                     l999:
  1127                           
  1128                           ;MCAL_Layer/GPIO/hal_gpio.c: 54:     return ret ;
  1129   001376  5029               	movf	gpio_pin_get_direction_status@ret^0,w,c
  1130   001378  0012               	return		;funcret
  1131   00137A                     __end_of_gpio_pin_get_direction_status:
  1132                           	callstack 0
  1133                           
  1134                           	psect	smallconst
  1135   001000                     __psmallconst:
  1136                           	callstack 0
  1137   001000  00                 	db	0
  1138   001001  00                 	db	0	; dummy byte at the end
  1139   000000                     
  1140                           	psect	rparam
  1141   000000                     
  1142                           	psect	config
  1143                           
  1144                           ; Padding undefined space
  1145   300000                     	org	3145728
  1146   300000  FF                 	db	255
  1147                           
  1148                           ;Config register CONFIG1H @ 0x300001
  1149                           ;	Oscillator Selection bits
  1150                           ;	OSC = HS, HS oscillator
  1151                           ;	Fail-Safe Clock Monitor Enable bit
  1152                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1153                           ;	Internal/External Oscillator Switchover bit
  1154                           ;	IESO = OFF, Oscillator Switchover mode disabled
  1155   300001                     	org	3145729
  1156   300001  02                 	db	2
  1157                           
  1158                           ;Config register CONFIG2L @ 0x300002
  1159                           ;	Power-up Timer Enable bit
  1160                           ;	PWRT = OFF, PWRT disabled
  1161                           ;	Brown-out Reset Enable bits
  1162                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  1163                           ;	Brown Out Reset Voltage bits
  1164                           ;	BORV = 1, 
  1165   300002                     	org	3145730
  1166   300002  09                 	db	9
  1167                           
  1168                           ;Config register CONFIG2H @ 0x300003
  1169                           ;	Watchdog Timer Enable bit
  1170                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1171                           ;	Watchdog Timer Postscale Select bits
  1172                           ;	WDTPS = 32768, 1:32768
  1173   300003                     	org	3145731
  1174   300003  1E                 	db	30
  1175                           
  1176                           ; Padding undefined space
  1177   300004                     	org	3145732
  1178   300004  FF                 	db	255
  1179                           
  1180                           ;Config register CONFIG3H @ 0x300005
  1181                           ;	CCP2 MUX bit
  1182                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  1183                           ;	PORTB A/D Enable bit
  1184                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
  1185                           ;	Low-Power Timer1 Oscillator Enable bit
  1186                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  1187                           ;	MCLR Pin Enable bit
  1188                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  1189   300005                     	org	3145733
  1190   300005  81                 	db	129
  1191                           
  1192                           ;Config register CONFIG4L @ 0x300006
  1193                           ;	Stack Full/Underflow Reset Enable bit
  1194                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1195                           ;	Single-Supply ICSP Enable bit
  1196                           ;	LVP = OFF, Single-Supply ICSP disabled
  1197                           ;	Extended Instruction Set Enable bit
  1198                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  1199                           ;	Background Debugger Enable bit
  1200                           ;	DEBUG = 0x1, unprogrammed default
  1201   300006                     	org	3145734
  1202   300006  81                 	db	129
  1203                           
  1204                           ; Padding undefined space
  1205   300007                     	org	3145735
  1206   300007  FF                 	db	255
  1207                           
  1208                           ;Config register CONFIG5L @ 0x300008
  1209                           ;	Code Protection bit
  1210                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  1211                           ;	Code Protection bit
  1212                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  1213                           ;	Code Protection bit
  1214                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  1215                           ;	Code Protection bit
  1216                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  1217   300008                     	org	3145736
  1218   300008  0F                 	db	15
  1219                           
  1220                           ;Config register CONFIG5H @ 0x300009
  1221                           ;	Boot Block Code Protection bit
  1222                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  1223                           ;	Data EEPROM Code Protection bit
  1224                           ;	CPD = OFF, Data EEPROM not code-protected
  1225   300009                     	org	3145737
  1226   300009  C0                 	db	192
  1227                           
  1228                           ;Config register CONFIG6L @ 0x30000A
  1229                           ;	Write Protection bit
  1230                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1231                           ;	Write Protection bit
  1232                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1233                           ;	Write Protection bit
  1234                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1235                           ;	Write Protection bit
  1236                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1237   30000A                     	org	3145738
  1238   30000A  0F                 	db	15
  1239                           
  1240                           ;Config register CONFIG6H @ 0x30000B
  1241                           ;	Configuration Register Write Protection bit
  1242                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  1243                           ;	Boot Block Write Protection bit
  1244                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1245                           ;	Data EEPROM Write Protection bit
  1246                           ;	WRTD = OFF, Data EEPROM not write-protected
  1247   30000B                     	org	3145739
  1248   30000B  E0                 	db	224
  1249                           
  1250                           ;Config register CONFIG7L @ 0x30000C
  1251                           ;	Table Read Protection bit
  1252                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1253                           ;	Table Read Protection bit
  1254                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1255                           ;	Table Read Protection bit
  1256                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1257                           ;	Table Read Protection bit
  1258                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1259   30000C                     	org	3145740
  1260   30000C  0F                 	db	15
  1261                           
  1262                           ;Config register CONFIG7H @ 0x30000D
  1263                           ;	Boot Block Table Read Protection bit
  1264                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1265   30000D                     	org	3145741
  1266   30000D  40                 	db	64
  1267                           tosu	equ	0xFFF
  1268                           tosh	equ	0xFFE
  1269                           tosl	equ	0xFFD
  1270                           stkptr	equ	0xFFC
  1271                           pclatu	equ	0xFFB
  1272                           pclath	equ	0xFFA
  1273                           pcl	equ	0xFF9
  1274                           tblptru	equ	0xFF8
  1275                           tblptrh	equ	0xFF7
  1276                           tblptrl	equ	0xFF6
  1277                           tablat	equ	0xFF5
  1278                           prodh	equ	0xFF4
  1279                           prodl	equ	0xFF3
  1280                           indf0	equ	0xFEF
  1281                           postinc0	equ	0xFEE
  1282                           postdec0	equ	0xFED
  1283                           preinc0	equ	0xFEC
  1284                           plusw0	equ	0xFEB
  1285                           fsr0h	equ	0xFEA
  1286                           fsr0l	equ	0xFE9
  1287                           wreg	equ	0xFE8
  1288                           indf1	equ	0xFE7
  1289                           postinc1	equ	0xFE6
  1290                           postdec1	equ	0xFE5
  1291                           preinc1	equ	0xFE4
  1292                           plusw1	equ	0xFE3
  1293                           fsr1h	equ	0xFE2
  1294                           fsr1l	equ	0xFE1
  1295                           bsr	equ	0xFE0
  1296                           indf2	equ	0xFDF
  1297                           postinc2	equ	0xFDE
  1298                           postdec2	equ	0xFDD
  1299                           preinc2	equ	0xFDC
  1300                           plusw2	equ	0xFDB
  1301                           fsr2h	equ	0xFDA
  1302                           fsr2l	equ	0xFD9
  1303                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        34
    BSS         2
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     11      48
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_intialize@_pin_config	PTR const struct . size(2) Largest target is 1
		 -> btn_1(COMRAM[1]), led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 
		 -> NULL(NULL[0]), 

    gpio_pin_get_direction_status@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led_1(COMRAM[1]), 

    gpio_pin_get_direction_status@direction_status	PTR enum E2498 size(1) Largest target is 1
		 -> led_1_st(COMRAM[1]), 

    gpio_pin_intialize@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> btn_1(COMRAM[1]), led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    gpio_pin_read_logic@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> btn_1(COMRAM[1]), 

    gpio_pin_read_logic@logic	PTR enum E2494 size(1) Largest target is 1
		 -> btn1_status(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> btn_1(COMRAM[1]), led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_intialize
    _gpio_pin_intialize->_gpio_pin_direction_intialize
    _gpio_pin_intialize->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0    3292
       _gpio_pin_direction_intialize
      _gpio_pin_get_direction_status
                 _gpio_pin_intialize
                _gpio_pin_read_logic
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_read_logic                                  7     5      2     308
                                              0 COMRAM     7     5      2
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_intialize                                   3     2      1    1558
                                              8 COMRAM     3     2      1
       _gpio_pin_direction_intialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                 8     6      2     787
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_direction_intialize                         8     6      2     331
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_get_direction_status                        7     5      2     308
                                              0 COMRAM     7     5      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_direction_intialize
   _gpio_pin_get_direction_status
   _gpio_pin_intialize
     _gpio_pin_direction_intialize
     _gpio_pin_write_logic
   _gpio_pin_read_logic
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      B      30       1       37.8%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      30      39        0.0%
DATA                 0      0      30       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Mon Apr 29 23:33:32 2024

                                           l55 1378                                             l48 1120  
                                           l74 12D4                                             l67 1230  
                                           l88 1470                ??_gpio_pin_get_direction_status 0025  
                                          l951 1018                                            l961 10F0  
                                          l953 103A                                            l955 1042  
                                          l963 111E                                            l947 1002  
                                          l971 1156                                            l957 109C  
                                          l949 1006                                            l973 115E  
                                          l981 122E                                            l991 12EA  
                                          l975 11AE                                            l967 1122  
                                          l993 12FA                                            l969 1136  
                                          l995 131A                                            l979 1204  
                                          l997 1322                                            l989 12D6  
                                          l999 1376                                            u300 1156  
                                          u301 1152                                            u240 1018  
                                          u241 1014                                            u330 12EA  
                                          u250 103A                                            u314 117C  
                                          u410 1422                                            u331 12E6  
                                          u251 1036                                            u315 1178  
                                          u411 141E                                            u340 12FA  
                                          u324 11CC                                            u420 1442  
                                          u404 12C6                                            u341 12F6  
                                          u325 11C8                                            u421 143E  
                                          u405 12C2                                            u350 131A  
                                          u430 13EA                                            u351 1316  
                                          u431 13E6                                            u280 1108  
                                          u264 1062                                            u281 1102  
                                          u265 105E                                            u274 10BC  
                                          u290 1136                                            u370 1246  
                                          u275 10B8                                            u291 1132  
                                          u371 1242                                            u364 136A  
                                          u380 1256                                            u365 1366  
                                          u381 1252                                            u286 110A  
                                          u390 1276                                            u391 1272  
                                          _ret 0030                                            wreg 0FE8  
                                         l1011 127E                                           l1003 1232  
                                         l1021 1442                                           l1013 12D2  
                                         l1005 1246                                           l1023 144A  
                                         l1007 1256                                           l1031 13A2  
                                         l1025 146E                                           l1017 1412  
                                         l1009 1276                                           l1041 13EA  
                                         l1033 13B0                                           l1019 1422  
                                         l1043 13FC                                           l1035 13BE  
                                         l1037 13CC                                           l1029 137A  
                                         l1039 13DA                                           l1049 1218  
                                         _LATA 0F89                                           _LATB 0F8A  
                                         _LATC 0F8B                                           _LATD 0F8C  
                                         _LATE 0F8D                 gpio_pin_read_logic@_pin_config 0023  
                                         _main 137A                                           fsr1h 0FE2  
                                         fsr2h 0FDA                                           indf1 0FE7  
                                         indf2 0FDF                                           fsr1l 0FE1  
                                         fsr2l 0FD9                                           prodl 0FF3  
                                         start 0000                                   ___param_bank 0000  
                         _gpio_pin_write_logic 1122                                          ?_main 0023  
                                        _PORTA 0F80                                          _PORTB 0F81  
                                        _PORTC 0F82                                          _PORTD 0F83  
                                        _PORTE 0F84                                          _TRISA 0F92  
                                        _TRISB 0F93                                          _TRISC 0F94  
                                        _TRISD 0F95                                          _TRISE 0F96  
                                        _led_1 0022                                          _btn_1 001F  
                                        _led_2 0021                                          _led_3 0020  
                                        tablat 0FF5                                          status 0FD8  
                              __initialization 1472                                   __end_of_main 1412  
                        ?_gpio_pin_write_logic 0023                       gpio_pin_read_logic@logic 0024  
                                _lat_registers 000B                                         ??_main 002E  
                                __activetblptr 0002          __end_of_gpio_pin_get_direction_status 137A  
                _gpio_pin_get_direction_status 12D6               gpio_pin_get_direction_status@ret 0029  
                                       isa$std 0001        gpio_pin_direction_intialize@_pin_config 0023  
                                 __pdataCOMRAM 0001                                   __mediumconst 0000  
                                       tblptrh 0FF7                                         tblptrl 0FF6  
                                       tblptru 0FF8                                     __accesstop 0080  
                      __end_of__initialization 1496                                  ___rparam_used 0001  
                       ??_gpio_pin_write_logic 0025                                 __pcstackCOMRAM 0023  
                                   __pnvCOMRAM 0030       gpio_pin_get_direction_status@_pin_config 0023  
                               _tris_registers 0015                                        __Hparam 0000  
                                      __Lparam 0000                            _gpio_pin_read_logic 1232  
                                 __psmallconst 1000                     __end_of_gpio_pin_intialize 1472  
                                      __pcinit 1472                                        __ramtop 1000  
                                      __ptext0 137A                                        __ptext1 1232  
                                      __ptext2 1412                                        __ptext3 1122  
                                      __ptext4 1002                                        __ptext5 12D6  
                         ?_gpio_pin_read_logic 0023                           end_of_initialization 1496  
                                __Lmediumconst 0000                          gpio_pin_intialize@ret 002D  
                                      postdec1 0FE5                                        postdec2 0FDD  
                                      postinc0 0FEE                                        postinc1 0FE6  
                                      postinc2 0FDE                  gpio_pin_intialize@_pin_config 002B  
         __end_of_gpio_pin_direction_intialize 1122                   _gpio_pin_direction_intialize 1002  
                        ??_gpio_pin_read_logic 0025                                  __pidataCOMRAM 14A0  
                          start_initialization 1472                  ?_gpio_pin_direction_intialize 0023  
                                  __pbssCOMRAM 002E                                    _btn1_status 002E  
              gpio_pin_direction_intialize@ret 002A                gpio_pin_write_logic@_pin_config 0023  
                    gpio_pin_write_logic@logic 0024                                    __smallconst 1000  
                           _gpio_pin_intialize 1412                 ??_gpio_pin_direction_intialize 0025  
               ?_gpio_pin_get_direction_status 0023                            ?_gpio_pin_intialize 002B  
                         ??_gpio_pin_intialize 002C                        gpio_pin_write_logic@ret 002A  
                                    copy_data0 1486                         gpio_pin_read_logic@ret 0029  
gpio_pin_get_direction_status@direction_status 0024                                       __Hrparam 0000  
                                     __Lrparam 0000                    __end_of_gpio_pin_read_logic 12D6  
                                     _led_1_st 002F                                       isa$xinst 0000  
                 __end_of_gpio_pin_write_logic 1232                                 _port_registers 0001  
