INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.gen/sources_1/ip/instruction_mem/sim/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.gen/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab1/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-159] /* in comment [C:/Users/STARKer-first/Desktop/COD/lab1/project_1/project_1.srcs/sources_1/new/alu.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab2/lab2/lab2.srcs/sources_1/new/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpusim
INFO: [VRFC 10-2458] undeclared symbol io_addr, assumed default net type wire [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:16]
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:17]
INFO: [VRFC 10-2458] undeclared symbol io_we, assumed default net type wire [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:18]
INFO: [VRFC 10-2458] undeclared symbol rf_data, assumed default net type wire [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:23]
INFO: [VRFC 10-2458] undeclared symbol m_data, assumed default net type wire [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:24]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:25]
