multiline_comment|/*&n; * BRIEF MODULE DESCRIPTION&n; * Galileo Evaluation Boards PCI support.&n; *&n; * The general-purpose functions to read/write and configure the GT64120A&squot;s&n; * PCI registers (function names start with pci0 or pci1) are either direct&n; * copies of functions written by Galileo Technology, or are modifications&n; * of their functions to work with Linux 2.4 vs Linux 2.2.  These functions&n; * are Copyright - Galileo Technology.&n; *&n; * Other functions are derived from other MIPS PCI implementations, or were&n; * written by RidgeRun, Inc,  Copyright (C) 2000 RidgeRun, Inc.&n; *   glonnon@ridgerun.com, skranz@ridgerun.com, stevej@ridgerun.com&n; *&n; * Copyright 2001 MontaVista Software Inc.&n; * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net&n; *&n; *  This program is free software; you can redistribute  it and/or modify it&n; *  under  the terms of  the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the  License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&squot;&squot; AND   ANY  EXPRESS OR IMPLIED&n; *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF&n; *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/cache.h&gt;
macro_line|#include &lt;asm/pci.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/gt64120.h&gt;
DECL|function|pci0ReadConfigReg
r_static
r_inline
r_int
r_int
id|pci0ReadConfigReg
c_func
(paren
r_int
r_int
id|offset
)paren
(brace
r_int
r_int
id|DataForRegCf8
suffix:semicolon
r_int
r_int
id|data
suffix:semicolon
id|DataForRegCf8
op_assign
(paren
(paren
id|PCI_SLOT
c_func
(paren
id|device-&gt;devfn
)paren
op_lshift
l_int|11
)paren
op_or
(paren
id|PCI_FUNC
c_func
(paren
id|device-&gt;devfn
)paren
op_lshift
l_int|8
)paren
op_or
(paren
id|offset
op_amp
op_complement
l_int|0x3
)paren
)paren
op_or
l_int|0x80000000
suffix:semicolon
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
id|DataForRegCf8
)paren
suffix:semicolon
id|GT_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_amp
id|data
)paren
suffix:semicolon
r_return
id|data
suffix:semicolon
)brace
DECL|function|pci0WriteConfigReg
r_static
r_inline
r_void
id|pci0WriteConfigReg
c_func
(paren
r_int
r_int
id|offset
comma
r_int
r_int
id|data
)paren
(brace
r_int
r_int
id|DataForRegCf8
suffix:semicolon
id|DataForRegCf8
op_assign
(paren
(paren
id|PCI_SLOT
c_func
(paren
id|device-&gt;devfn
)paren
op_lshift
l_int|11
)paren
op_or
(paren
id|PCI_FUNC
c_func
(paren
id|device-&gt;devfn
)paren
op_lshift
l_int|8
)paren
op_or
(paren
id|offset
op_amp
op_complement
l_int|0x3
)paren
)paren
op_or
l_int|0x80000000
suffix:semicolon
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
id|DataForRegCf8
)paren
suffix:semicolon
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
id|data
)paren
suffix:semicolon
)brace
DECL|variable|ocelot_mem_resource
r_static
r_struct
id|resource
id|ocelot_mem_resource
op_assign
(brace
id|iomem_resource.start
op_assign
id|GT_PCI_MEM_BASE
suffix:semicolon
id|iomem_resource.end
op_assign
id|GT_PCI_MEM_BASE
op_plus
id|GT_PCI_MEM_BASE
op_minus
l_int|1
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|ocelot_io_resource
r_static
r_struct
id|resource
id|ocelot_io_resource
op_assign
(brace
id|ioport_resource.start
op_assign
id|GT_PCI_IO_BASE
suffix:semicolon
id|ioport_resource.end
op_assign
id|GT_PCI_IO_BASE
op_plus
id|GT_PCI_IO_SIZE
op_minus
l_int|1
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|ocelot_pci_controller
r_static
r_struct
id|pci_controller
id|ocelot_pci_controller
op_assign
(brace
dot
id|pci_ops
op_assign
id|gt64120_pci_ops
suffix:semicolon
dot
id|mem_resource
op_assign
op_amp
id|ocelot_mem_resource
suffix:semicolon
dot
id|io_resource
op_assign
op_amp
id|ocelot_io_resource
suffix:semicolon
)brace
suffix:semicolon
DECL|function|ocelot_pcibios_init
r_static
r_int
id|__init
id|ocelot_pcibios_init
c_func
(paren
r_void
)paren
(brace
id|u32
id|tmp
suffix:semicolon
id|GT_READ
c_func
(paren
id|GT_PCI0_CMD_OFS
comma
op_amp
id|tmp
)paren
suffix:semicolon
id|GT_READ
c_func
(paren
id|GT_PCI0_BARE_OFS
comma
op_amp
id|tmp
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * You have to enable bus mastering to configure any other&n;&t; * card on the bus.&n;&t; */
id|tmp
op_assign
id|pci0ReadConfigReg
c_func
(paren
id|PCI_COMMAND
)paren
suffix:semicolon
id|tmp
op_or_assign
id|PCI_COMMAND_MEMORY
op_or
id|PCI_COMMAND_MASTER
op_or
id|PCI_COMMAND_SERR
suffix:semicolon
id|pci0WriteConfigReg
c_func
(paren
id|PCI_COMMAND
comma
id|tmp
)paren
suffix:semicolon
id|register_pci_controller
c_func
(paren
op_amp
id|ocelot_pci_controller
)paren
suffix:semicolon
)brace
DECL|variable|ocelot_pcibios_init
id|arch_initcall
c_func
(paren
id|ocelot_pcibios_init
)paren
suffix:semicolon
eof
