<root><simulation><result_generated_time />2023-05-16 18:33:05<layer><layer_spec />{'B': 1, 'K': 546, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55910400<total_data_size_element />{'W': 559104, 'I': 102400, 'O': 54600}<total_data_reuse />{'W': 100, 'I': 546.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />16/61</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [364, 1, 1], 'I': [8, 1, 1], 'O': [182, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 2), ('K', 13)], [('C', 2), ('K', 7)]], [], []]<I />[[[('K', 13)], [('K', 7)]], [[('C', 2)], [('OY', 2), ('C', 2)]], [], []]<O />[[[('C', 2)], [('C', 2)]], [[('K', 13)], [('OY', 2), ('K', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 10), ('OY', 5)], [('K', 2), ('K', 3), ('C', 4), ('C', 64)], []]<I />[[('OX', 10), ('OY', 5), ('K', 2), ('K', 3)], [('C', 4), ('C', 64)], []]<O />[[], [('OX', 10), ('OY', 5), ('K', 2), ('K', 3), ('C', 4), ('C', 64)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 50, 1, 1], 'I': [91.0, 6.0, 1.0, 1.0], 'O': [4.0, 1, 256, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 4472832, 4472832], 'I': [400, 819200, 819200], 'O': [8, 436800, 436800], 'O_partial': [8, 436800, 0], 'O_final': [0, 0, 436800]}<actual_mem_utilization_individual />{'W': [0.02, 0.13, 0.0], 'I': [0.78, 0.02, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.17, 0.0], 'I': [0.78, 0.17, 0.0], 'O': [0.02, 0.17, 0.0]}<effective_mem_size_bit />{'W': [8, 2236416, 4472832], 'I': [400, 204800, 819200], 'O': [8, 436800, 436800], 'O_partial': [8, 436800, 0], 'O_final': [0, 0, 436800]}<total_unit_count />{'W': [728, 364, 1, 1], 'I': [728, 8, 1, 1], 'O': [728, 182, 1, 1]}<unique_unit_count />{'W': [364, 364, 1, 1], 'I': [8, 8, 1, 1], 'O': [182, 182, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [91.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[559104, 559104], [559104, 559104], [559104, 0]]<I />[[614400, 102400], [102400, 102400], [102400, 0]]<O />[[(13923000, 13977600), (13977600, 13923000)], [(13923000, 13977600), (54600, 0)], [(0, 54600), (0, 0)]]<O_partial />[[(13923000, 13977600), (13977600, 13923000)], [(13923000, 13977600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (54600, 0)], [(0, 54600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[69888, 69888], [8736, 8736], [2184, 0]]<I />[[76800, 12800], [1600, 1600], [400, 0]]<O />[[(1740375, 1747200), (1747200, 1740375)], [(217547, 218400), (853, 0)], [(0, 213), (0, 0)]]<O_partial />[([1740375, 1747200], [1747200, 1740375]), ([217547, 218400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [853, 0]), ([0, 213], [0, 0])]</mem_access_count_word><mac_count><active />55910400<idle />22732800</mac_count></basic_info><energy><total_energy />123408355.3<mem_energy_breakdown><W />[49.0, 1731.4, 2908.8]<I />[30.5, 317.1, 532.7]<O />[2443.3, 43284.1, 284.1]</mem_energy_breakdown><MAC_energy><active_MAC />122220134.4<idle_MAC />1136640.0<total />123356774.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2171<utilization_without_data_loading />0.2264<utilization_spatial />0.7109<utilization_temporal_with_data_loading />0.3054<mac_utilize_temporal_without_data_loading />0.3185</mac_array_utilization><latency><latency_cycle_with_data_loading />251482<latency_cycle_without_data_loading />241140<ideal_computing_cycle />76800<data_loading><load_cycle_total />10342<load_cycle_individual />{'W': [6, 8736, 0], 'I': [7, 1600, 0]}<load_cycle_combined />{'W': 8736, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />164340<mem_stall_cycle_individual />{'W': [[-76799], [-76750, -67540], [-76800, -76800]], 'I': [[-76799], [-11220, -11220], [-76800, -76800]], 'O': [[-76800], [-76800, 153600], [-75947, -76587]]}<mem_stall_cycle_shared />{'W': [[-76799], [-76750, 164340], [0, 0]], 'I': [[-76799], [-11220, 164340], [0, 0]], 'O': [[-76800], [-76800, 153600], [-75947, -76587]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 4472832, 4472832], 'I': [400, 819200, 819200], 'O': [8, 436800, 436800], 'O_partial': [8, 436800, 0], 'O_final': [0, 0, 436800]}<data_size_each_level_total />{'W': [2912, 4472832, 4472832], 'I': [3200, 819200, 819200], 'O': [1456, 436800, 436800]}<loop_cycles_each_level />{'W': [50, 76800, 76800], 'I': [300, 76800, 76800], 'O': [1, 76800, 76800]}<top_ir_loop_size />{'W': [50, 1, 1], 'I': [6, 1, 1], 'O': [1, 256, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [58.2, 58.2], [58.2, 58.2]], 'I': [[8.0, 1.3], [10.7, 10.7], [10.7, 10.7]], 'O': [[8.0, 8.0], [1456.0, 5.7], [5.7, 5.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2912.0, 58.2], [58.2, 58.2]], 'I': [[8.0, 8.0], [64.0, 10.7], [10.7, 10.7]], 'O': [[8.0, 8.0], [1456.0, 1456.0], [1456.0, 5.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [58.2, 58.2], [58.2, 0]], 'I': [[8.0, 8.0], [64.0, 10.7], [10.7, 0]], 'O': [[8.0, 8.0], [1456.0, 5.7], [5.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [1583.9, 1524.9], [68.9, 5.7]], 'I': [[8.0, 8.0], [1583.9, 1524.9], [68.9, 5.7]], 'O': [[8.0, 8.0], [1583.9, 1524.9], [68.9, 5.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 76800], [50, 50, 1536], [76800, 76800, 1]], 'I': [[1, 1, 76800], [50, 300, 256], [76800, 76800, 1]], 'O': [[1, 1, 76800], [1, 1, 76800], [76800, 76800, 1]]}<trans_time_real />{'W': [[0, 1, 76800], [[0, 50, 1536], [6, 50, 1536]], [[8736, 76800, 1], [2184, 76800, 1]]], 'I': [[0, 1, 76800], [[6, 300, 256], [6, 300, 256]], [[1600, 76800, 1], [400, 76800, 1]]], 'O': [[0, 1, 76800], [[0, 1, 76800], [3, 1, 76800]], [[853, 76800, 1], [213, 76800, 1]]]}<single_stall_cycle />{'W': [[-1], [-50, -44], [-68064, -74616]], 'I': [[-1], [-44, -44], [-75200, -76400]], 'O': [[-1], [-1, 2], [-75947, -76587]]}<single_stall_count />{'W': [76799, 1535, 0], 'I': [76799, 255, 0], 'O': [76800, 76800, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [853, 0]}, 1: {'W': [9210, 0], 'I': [1530, 0], 'O': [76800, 853]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-76800, -76800], [-75947, -76800]], 1: [[10740, -76800], [0, -75947]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.7<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>