//--------------------------------------------------------------------
+incdir+../../design/verilog
        ./sim_define.v

../../design/verilog/reg_file_async.v
../../design/verilog/ASYNC_RAM_DP_WBE.v

../../design/verilog/RV32I_CPU/singlecyle/rv32i_cpu.v

../../design/verilog/SMU_RV32I_System.v

//--------------------------------------------------------------------
// Below are test-bench
//--------------------------------------------------------------------
+incdir+../../bench/verilog
        ../../bench/verilog/
        ../../bench/verilog/cpu_tb.v
//--------------------------------------------------------------------
