SCHM0103

HEADER
{
 FREEID 2512
 VARIABLES
 {
  #ARCHITECTURE="Datapath"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="Datapath"
  #LANGUAGE="VHDL"
  AUTHOR="Lab01"
  COMPANY="Lab"
  CREATIONDATE="2/15/2009"
  PAGECOUNT="2"
  TITLE="Datapath"
 }
 SYMBOL "#default" "Plus2" "Plus2"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B;\n"+
"use LC3b.lc3b_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234675157"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,140,140)
    FREEID 7
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,120,140)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (45,28,100,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (40,88,141,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (140,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PCout"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PCplus2out"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "wordmux2" "wordmux2"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #LANGUAGE="VHDL"
    #MODIFIED="1234675400"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (100,60,220,240)
    FREEID 26
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (120,60,200,220)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (134,68,149,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (134,148,149,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (172,108,186,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,167,192,206)
     ALIGN 9
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 5
    }
    PIN  2, 0, 0
    {
     COORD (100,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="A"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (100,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="B"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (220,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="F"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (180,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SEL"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (0,-20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "reg16" "reg16"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #LANGUAGE="VHDL"
    #MODIFIED="1234678239"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,200)
    FREEID 32
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,88,74,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,128,89,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,48,78,72)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (62,8,120,32)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,168,87,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    PIN  2, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="LOAD"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Input"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (160,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Output"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Reset"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "BRadd" "BRadd"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B;\n"+
"use LC3b.lc3b_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234676079"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,140,140)
    FREEID 9
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,120,140)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,90,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,50,115,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,80,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ADJout"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (140,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="BRaddOut"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="PCout"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ADJ9" "ADJ9"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B;\n"+
"use LC3b.lc3b_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234677832"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-60,140,100)
    FREEID 7
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-60,120,100)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (53,-30,115,-6)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,101,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (140,-20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="offset9"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="LC3b_offset9"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ADJ9out"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ADJ11" "ADJ11"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B;\n"+
"use LC3b.lc3b_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234677766"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,140,120)
    FREEID 7
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,120,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (42,30,115,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,112,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (140,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="offset11"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="LC3b_offset11"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ADJ11out"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "IR" "IR"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,LC3B;\n"+
"use ieee.std_logic_1164.all,LC3b.lc3b_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234678164"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,360)
    FREEID 25
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,340)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,90,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (133,30,175,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (130,264,154,335)
     ALIGN 9
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 8
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (104,70,175,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,50,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (131,110,175,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (131,150,175,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (142,190,175,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (126,230,175,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,87,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 2
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,290,98,314)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="LoadIR"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dest"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (140,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MDRout"
      #NUMBER="0"
      #SIDE="bottom"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (200,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Opcode"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_opcode"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (200,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SrcA"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (200,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SrcB"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (200,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bit5"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (200,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="imm5"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_imm5"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="offset9"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="LC3b_offset9"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="offset11"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="LC3b_offset11"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Ones" "Ones"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,LC3B;\n"+
"use ieee.std_logic_1164.all,LC3b.lc3b_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234677270"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,20,140,80)
    FREEID 7
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,120,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,101,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (45,50,115,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="JumpSR"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (140,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="onesout"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "JSRMux" "JSRMux"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B,IEEE;\n"+
"use LC3b.lc3b_types.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234678686"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,20,160,180)
    FREEID 11
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,160,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,67,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (130,52,154,155)
     ALIGN 9
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 7
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,101,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,95,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dest"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (140,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="JSRMuxOut"
      #NUMBER="0"
      #SIDE="bottom"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,-20), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="JumpSR"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="onesout"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "RegFile" "RegFile"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B,IEEE;\n"+
"use LC3b.lc3b_types.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234677349"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,320)
    FREEID 20
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,128,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,114,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,117,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,108,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,69,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,69,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,50,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="JSRMuxOut"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RFAout"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET_L"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RFBout"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RFMuxOut"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RegWrite"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SrcA"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SrcB"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ALU" "ALU"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B;\n"+
"use LC3b.lc3b_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234677377"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,129,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (150,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,86,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,92,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ALUmuxOut"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ALUout"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ALUop"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_aluop"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RFAout"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "NZPSplit" "NZPSplit"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B,IEEE;\n"+
"use LC3b.lc3b_types.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234677594"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,128,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (146,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (146,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (147,110,215,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="JSRMuxOut"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CheckN"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CheckP"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CheckZ"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ADJ5" "ADJ5"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B;\n"+
"use LC3b.lc3b_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234677608"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,74,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (94,30,175,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="imm5"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_imm5"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Imm5Out"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "NZP" "NZP"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B,IEEE;\n"+
"use LC3b.lc3b_types.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234677616"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,180,160)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,160,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,117,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (140,30,155,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,108,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (140,70,155,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,50,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (141,110,155,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="GenCCout"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_cc"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (180,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="LoadNZP"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (180,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="P"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (180,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Z"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "GenCC" "GenCC"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library LC3B;\n"+
"use LC3b.lc3b_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1234678773"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,80)
    FREEID 7
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,117,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (43,30,135,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RFMuxOut"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="GenCCout"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_cc"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  INSTANCE  1, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="Control_out(12:0)"
    #SYMBOL="BusInput"
   }
   COORD (80,320)
   ORIENTATION 5
   VERTEXES ( (2,1403) )
  }
  TEXT  2, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (61,37,96,265)
   ALIGN 10
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 1
   ORIENTATION 5
  }
  INSTANCE  3, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="Control_feedback(9:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2080,660)
   ORIENTATION 8
   VERTEXES ( (2,1976) )
  }
  TEXT  4, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2064,316,2099,605)
   ALIGN 8
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 3
   ORIENTATION 8
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RESET_L"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (720,1520)
  }
  TEXT  6, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (534,1504,665,1539)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 5
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (720,1560)
  }
  TEXT  8, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (607,1544,665,1579)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 7
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="DATAIN"
    #SYMBOL="Input"
    #VHDL_TYPE="LC3b_word"
   }
   COORD (180,1200)
   VERTEXES ( (2,848) )
  }
  TEXT  10, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (17,1184,125,1219)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 9
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="DATAOUT"
    #SYMBOL="Output"
    #VHDL_TYPE="LC3b_word"
   }
   COORD (660,1600)
  }
  TEXT  12, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (715,1584,858,1619)
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 11
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ADDRESS"
    #SYMBOL="Output"
    #VHDL_TYPE="LC3b_word"
   }
   COORD (1840,440)
   VERTEXES ( (2,729) )
  }
  TEXT  14, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1900,420,2041,455)
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 13
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Plus2"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="Plus2"
   }
   COORD (760,100)
   VERTEXES ( (4,441), (2,514) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  16, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (760,64,799,99)
   ALIGN 8
   MARGINS (1,1)
   PARENT 15
  }
  TEXT  20, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (760,240,835,275)
   MARGINS (1,1)
   PARENT 15
  }
  INSTANCE  24, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="wordmux2"
    #LIBRARY="#default"
    #REFERENCE="PCMuxPreFub"
    #SYMBOL="wordmux2"
   }
   COORD (680,240)
   VERTEXES ( (2,440), (8,433), (20,423), (14,418) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  25, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (780,264,969,299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 24
  }
  TEXT  29, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (780,481,915,516)
   MARGINS (1,1)
   PARENT 24
  }
  INSTANCE  45, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="reg16"
    #LIBRARY="#default"
    #REFERENCE="PC"
    #SYMBOL="reg16"
   }
   COORD (1280,260)
   VERTEXES ( (2,411), (8,413), (14,417), (26,732), (20,1733) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  46, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1280,224,1322,259)
   ALIGN 8
   MARGINS (1,1)
   PARENT 45
  }
  TEXT  50, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1280,460,1356,495)
   MARGINS (1,1)
   PARENT 45
  }
  INSTANCE  54, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BRadd"
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="BRadd"
   }
   COORD (560,320)
   VERTEXES ( (4,434), (2,495), (6,512) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  55, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (560,284,599,319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 54
  }
  TEXT  59, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (560,460,650,495)
   MARGINS (1,1)
   PARENT 54
  }
  NET WIRE  91, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  92, 0, 0
  {
   TEXT "$#NAME"
   RECT (1216,330,1264,359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 446
  }
  NET WIRE  100, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="LoadPC"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  101, 0, 0
  {
   TEXT "$#NAME"
   RECT (1196,370,1284,399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 447
  }
  INSTANCE  105, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="wordmux2"
    #LIBRARY="#default"
    #REFERENCE="PCMux"
    #SYMBOL="wordmux2"
   }
   COORD (900,240)
   VERTEXES ( (2,419), (14,416), (8,1396), (20,1700) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  106, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1000,264,1094,299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 105
  }
  TEXT  110, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1000,481,1135,516)
   MARGINS (1,1)
   PARENT 105
  }
  TEXT  119, 0, 0
  {
   TEXT "$#NAME"
   RECT (1335,198,1409,227)
   ALIGN 4
   MARGINS (1,1)
   PARENT 745
  }
  NET BUS  131, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="PCMuxout"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  132, 0, 0
  {
   TEXT "$#NAME"
   RECT (1154,290,1267,319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 453
  }
  NET BUS  144, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="PCMuxpre"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  145, 0, 0
  {
   TEXT "$#NAME"
   RECT (903,290,1017,319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 458
  }
  NET WIRE  155, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="JmpSel"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  156, 0, 0
  {
   TEXT "$#NAME"
   RECT (989,530,1072,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1702
  }
  NET WIRE  166, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="PCMuxSel"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  167, 0, 0
  {
   TEXT "$#NAME"
   RECT (753,510,867,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 463
  }
  INSTANCE  179, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="reg16"
    #LIBRARY="#default"
    #REFERENCE="MAR"
    #SYMBOL="reg16"
   }
   COORD (1580,260)
   VERTEXES ( (2,426), (8,428), (14,424), (26,728), (20,730) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  180, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1580,224,1645,259)
   ALIGN 8
   MARGINS (1,1)
   PARENT 179
  }
  TEXT  184, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1580,460,1656,495)
   MARGINS (1,1)
   PARENT 179
  }
  TEXT  199, 0, 0
  {
   TEXT "$#NAME"
   RECT (1516,330,1564,359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 466
  }
  TEXT  207, 0, 0
  {
   TEXT "$#NAME"
   RECT (1487,370,1593,399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 467
  }
  TEXT  215, 0, 0
  {
   TEXT "$#NAME"
   RECT (1635,198,1709,227)
   ALIGN 4
   MARGINS (1,1)
   PARENT 735
  }
  INSTANCE  245, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="wordmux2"
    #LIBRARY="#default"
    #REFERENCE="ADJMux"
    #SYMBOL="wordmux2"
   }
   COORD (220,300)
   VERTEXES ( (14,496), (20,508), (8,590), (2,598) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  246, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (340,224,449,259)
   ALIGN 8
   MARGINS (1,1)
   PARENT 245
  }
  TEXT  250, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (320,541,455,576)
   MARGINS (1,1)
   PARENT 245
  }
  NET WIRE  266, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="JumpSR"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  267, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,571,408,600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 510
  }
  INSTANCE  271, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ADJ9"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="ADJ9"
   }
   COORD (200,700)
   VERTEXES ( (4,597), (2,660) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  272, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (200,604,239,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 271
  }
  TEXT  276, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (200,800,273,835)
   MARGINS (1,1)
   PARENT 271
  }
  INSTANCE  280, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ADJ11"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="ADJ11"
   }
   COORD (200,900)
   VERTEXES ( (4,589), (2,662) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  281, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (200,864,239,899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 280
  }
  TEXT  285, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (200,1020,289,1055)
   MARGINS (1,1)
   PARENT 280
  }
  INSTANCE  289, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IR"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="IR"
   }
   COORD (420,600)
   VERTEXES ( (2,688), (8,685), (10,696), (20,661), (22,663), (6,866), (18,1087), (16,1212), (12,1324), (14,1326), (4,1442) )
   PINPROP 16,"#PIN_STATE","0"
  }
  TEXT  290, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (420,564,459,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 289
  }
  TEXT  294, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (420,960,450,995)
   MARGINS (1,1)
   PARENT 289
  }
  INSTANCE  298, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Ones"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="Ones"
   }
   COORD (660,560)
   VERTEXES ( (4,1290), (2,1303) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  299, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (660,544,699,579)
   ALIGN 8
   MARGINS (1,1)
   PARENT 298
  }
  TEXT  303, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (700,640,772,675)
   MARGINS (1,1)
   PARENT 298
  }
  INSTANCE  307, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="JSRMux"
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="JSRMux"
   }
   COORD (800,700)
   VERTEXES ( (4,1260), (8,1291), (6,1310), (2,1443) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  308, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (800,684,839,719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 307
  }
  TEXT  312, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (800,880,909,915)
   MARGINS (1,1)
   PARENT 307
  }
  INSTANCE  316, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="RegFile"
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="RegFile"
   }
   COORD (1100,600)
   VERTEXES ( (2,1318), (10,1323), (14,1325), (16,1327), (4,1320), (8,1322), (18,1371), (12,1379), (6,1388) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  317, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1100,564,1139,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 316
  }
  TEXT  321, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1100,920,1203,955)
   MARGINS (1,1)
   PARENT 316
  }
  INSTANCE  325, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="wordmux2"
    #LIBRARY="#default"
    #REFERENCE="ALUmux"
    #SYMBOL="wordmux2"
   }
   COORD (1300,520)
   VERTEXES ( (8,1096), (20,1213), (2,1321), (14,1536) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  326, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1400,544,1512,579)
   ALIGN 8
   MARGINS (1,1)
   PARENT 325
  }
  TEXT  330, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1400,761,1535,796)
   MARGINS (1,1)
   PARENT 325
  }
  INSTANCE  334, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ALU"
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="ALU"
   }
   COORD (1640,600)
   VERTEXES ( (2,1537), (8,1540), (4,1539), (6,1565) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  335, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1640,564,1695,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 334
  }
  TEXT  339, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1640,760,1698,795)
   MARGINS (1,1)
   PARENT 334
  }
  VTX  409, 0, 0
  {
   COORD (1460,320)
  }
  VTX  410, 0, 0
  {
   COORD (1200,360)
  }
  VTX  411, 0, 0
  {
   COORD (1280,360)
  }
  VTX  412, 0, 0
  {
   COORD (1200,400)
  }
  VTX  413, 0, 0
  {
   COORD (1280,400)
  }
  VTX  416, 0, 0
  {
   COORD (1120,360)
  }
  VTX  417, 0, 0
  {
   COORD (1280,320)
  }
  VTX  418, 0, 0
  {
   COORD (900,360)
  }
  VTX  419, 0, 0
  {
   COORD (1000,320)
  }
  VTX  422, 0, 0
  {
   COORD (760,540)
  }
  VTX  423, 0, 0
  {
   COORD (860,480)
  }
  VTX  424, 0, 0
  {
   COORD (1580,320)
  }
  VTX  425, 0, 0
  {
   COORD (1500,360)
  }
  VTX  426, 0, 0
  {
   COORD (1580,360)
  }
  VTX  427, 0, 0
  {
   COORD (1500,400)
  }
  VTX  428, 0, 0
  {
   COORD (1580,400)
  }
  VTX  433, 0, 0
  {
   COORD (780,400)
  }
  VTX  434, 0, 0
  {
   COORD (700,380)
  }
  VTX  440, 0, 0
  {
   COORD (780,320)
  }
  VTX  441, 0, 0
  {
   COORD (760,200)
  }
  WIRE  446, 0, 0
  {
   NET 91
   VTX 410, 411
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  447, 0, 0
  {
   NET 100
   VTX 412, 413
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  449, 0, 0
  {
   COORD (1140,360)
  }
  BUS  450, 0, 0
  {
   NET 131
   VTX 416, 449
  }
  VTX  451, 0, 0
  {
   COORD (1140,320)
  }
  BUS  452, 0, 0
  {
   NET 131
   VTX 449, 451
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  453, 0, 0
  {
   NET 131
   VTX 451, 417
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  454, 0, 0
  {
   COORD (920,360)
  }
  BUS  455, 0, 0
  {
   NET 144
   VTX 418, 454
  }
  VTX  456, 0, 0
  {
   COORD (920,320)
  }
  BUS  457, 0, 0
  {
   NET 144
   VTX 454, 456
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  458, 0, 0
  {
   NET 144
   VTX 456, 419
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  462, 0, 0
  {
   COORD (860,540)
  }
  WIRE  463, 0, 0
  {
   NET 166
   VTX 422, 462
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  464, 0, 0
  {
   NET 166
   VTX 462, 423
  }
  BUS  465, 0, 0
  {
   NET 817
   VTX 409, 424
  }
  WIRE  466, 0, 0
  {
   NET 91
   VTX 425, 426
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  467, 0, 0
  {
   NET 1407
   VTX 427, 428
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  470, 0, 0
  {
   COORD (760,400)
  }
  BUS  471, 0, 0
  {
   NET 2340
   VTX 433, 470
  }
  VTX  472, 0, 0
  {
   COORD (760,380)
  }
  BUS  473, 0, 0
  {
   NET 2340
   VTX 470, 472
  }
  BUS  474, 0, 0
  {
   NET 2340
   VTX 472, 434
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  484, 0, 0
  {
   COORD (740,320)
  }
  BUS  485, 0, 0
  {
   NET 2151
   VTX 440, 484
  }
  VTX  486, 0, 0
  {
   COORD (740,200)
  }
  BUS  487, 0, 0
  {
   NET 2151
   VTX 484, 486
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  488, 0, 0
  {
   NET 2151
   VTX 486, 441
  }
  VTX  495, 0, 0
  {
   COORD (560,340)
  }
  VTX  496, 0, 0
  {
   COORD (440,420)
  }
  VTX  499, 0, 0
  {
   COORD (460,340)
  }
  BUS  500, 0, 0
  {
   NET 2165
   VTX 495, 499
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  501, 0, 0
  {
   COORD (460,420)
  }
  BUS  502, 0, 0
  {
   NET 2165
   VTX 499, 501
  }
  BUS  503, 0, 0
  {
   NET 2165
   VTX 501, 496
  }
  VTX  507, 0, 0
  {
   COORD (320,600)
  }
  VTX  508, 0, 0
  {
   COORD (400,540)
  }
  VTX  509, 0, 0
  {
   COORD (400,600)
  }
  WIRE  510, 0, 0
  {
   NET 266
   VTX 507, 509
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  511, 0, 0
  {
   NET 266
   VTX 509, 508
  }
  VTX  512, 0, 0
  {
   COORD (560,420)
  }
  VTX  513, 0, 0
  {
   COORD (920,80)
  }
  VTX  514, 0, 0
  {
   COORD (900,140)
  }
  VTX  515, 0, 0
  {
   COORD (500,420)
  }
  BUS  516, 0, 0
  {
   NET 817
   VTX 512, 515
  }
  VTX  517, 0, 0
  {
   COORD (500,80)
  }
  BUS  518, 0, 0
  {
   NET 817
   VTX 515, 517
  }
  BUS  519, 0, 0
  {
   NET 817
   VTX 517, 513
  }
  VTX  520, 0, 0
  {
   COORD (920,140)
  }
  BUS  521, 0, 0
  {
   NET 817
   VTX 514, 520
  }
  BUS  522, 0, 0
  {
   NET 817
   VTX 520, 513
  }
  VTX  523, 0, 0
  {
   COORD (1460,80)
  }
  BUS  524, 0, 0
  {
   NET 817
   VTX 1735, 523
  }
  BUS  525, 0, 0
  {
   NET 817
   VTX 523, 513
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  526, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="NZPSplit"
    #LIBRARY="#default"
    #REFERENCE="U11"
    #SYMBOL="NZPSplit"
   }
   COORD (1440,820)
   VERTEXES ( (2,1261), (4,2362), (6,2365), (8,2368) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  527, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,784,1495,819)
   ALIGN 8
   MARGINS (1,1)
   PARENT 526
  }
  TEXT  531, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,980,1557,1015)
   MARGINS (1,1)
   PARENT 526
  }
  INSTANCE  535, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ADJ5"
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="ADJ5"
   }
   COORD (680,960)
   VERTEXES ( (2,1088), (4,1095) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  536, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (680,924,735,959)
   ALIGN 8
   MARGINS (1,1)
   PARENT 535
  }
  TEXT  540, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (680,1040,753,1075)
   MARGINS (1,1)
   PARENT 535
  }
  INSTANCE  544, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="NZP"
    #LIBRARY="#default"
    #REFERENCE="U13"
    #SYMBOL="NZP"
   }
   COORD (1320,1040)
   VERTEXES ( (2,1067), (10,1071), (6,1079), (4,2038), (8,2042), (12,2046) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  545, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1320,1004,1375,1039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 544
  }
  TEXT  549, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1320,1200,1380,1235)
   MARGINS (1,1)
   PARENT 544
  }
  INSTANCE  553, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="GenCC"
    #LIBRARY="#default"
    #REFERENCE="U14"
    #SYMBOL="GenCC"
   }
   COORD (1020,1040)
   VERTEXES ( (2,1060), (4,1066) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  554, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1020,1004,1075,1039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 553
  }
  TEXT  558, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1020,1120,1119,1155)
   MARGINS (1,1)
   PARENT 553
  }
  INSTANCE  562, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="wordmux2"
    #LIBRARY="#default"
    #REFERENCE="RFMux"
    #SYMBOL="wordmux2"
   }
   COORD (660,1080)
   VERTEXES ( (2,911), (8,929), (20,1002), (14,1053) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  563, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (760,1104,853,1139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 562
  }
  TEXT  567, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (760,1321,895,1356)
   MARGINS (1,1)
   PARENT 562
  }
  INSTANCE  571, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="wordmux2"
    #LIBRARY="#default"
    #REFERENCE="JSRMux2"
    #SYMBOL="wordmux2"
   }
   COORD (480,1140)
   VERTEXES ( (14,930), (20,997), (8,1022), (2,1538) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  572, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (580,1164,705,1199)
   ALIGN 8
   MARGINS (1,1)
   PARENT 571
  }
  TEXT  576, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (580,1360,715,1395)
   MARGINS (1,1)
   PARENT 571
  }
  INSTANCE  580, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="reg16"
    #LIBRARY="#default"
    #REFERENCE="MDR"
    #SYMBOL="reg16"
   }
   COORD (280,1140)
   VERTEXES ( (14,849), (2,851), (8,853), (26,855), (20,869) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  581, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (280,1104,347,1139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 580
  }
  TEXT  585, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (280,1340,356,1375)
   MARGINS (1,1)
   PARENT 580
  }
  VTX  589, 0, 0
  {
   COORD (200,980)
  }
  VTX  590, 0, 0
  {
   COORD (320,460)
  }
  VTX  592, 0, 0
  {
   COORD (160,980)
  }
  BUS  593, 0, 0
  {
   NET 2170
   VTX 589, 592
  }
  VTX  594, 0, 0
  {
   COORD (160,460)
  }
  BUS  595, 0, 0
  {
   NET 2170
   VTX 592, 594
  }
  BUS  596, 0, 0
  {
   NET 2170
   VTX 594, 590
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  597, 0, 0
  {
   COORD (200,740)
  }
  VTX  598, 0, 0
  {
   COORD (320,380)
  }
  VTX  600, 0, 0
  {
   COORD (180,740)
  }
  BUS  601, 0, 0
  {
   NET 2160
   VTX 597, 600
  }
  VTX  602, 0, 0
  {
   COORD (180,380)
  }
  BUS  603, 0, 0
  {
   NET 2160
   VTX 600, 602
  }
  BUS  604, 0, 0
  {
   NET 2160
   VTX 602, 598
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  621, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Opcode"
    #VHDL_TYPE="LC3b_opcode"
   }
  }
  TEXT  622, 0, 0
  {
   TEXT "$#NAME"
   RECT (617,651,704,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 686
  }
  TEXT  652, 0, 0
  {
   TEXT "$#NAME"
   RECT (376,691,424,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 698
  }
  VTX  660, 0, 0
  {
   COORD (340,680)
  }
  VTX  661, 0, 0
  {
   COORD (420,800)
  }
  VTX  662, 0, 0
  {
   COORD (340,940)
  }
  VTX  663, 0, 0
  {
   COORD (420,900)
  }
  VTX  674, 0, 0
  {
   COORD (380,680)
  }
  BUS  675, 0, 0
  {
   NET 2181
   VTX 660, 674
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  676, 0, 0
  {
   COORD (380,800)
  }
  BUS  677, 0, 0
  {
   NET 2181
   VTX 674, 676
  }
  BUS  678, 0, 0
  {
   NET 2181
   VTX 676, 661
  }
  VTX  679, 0, 0
  {
   COORD (400,940)
  }
  BUS  680, 0, 0
  {
   NET 2211
   VTX 662, 679
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  681, 0, 0
  {
   COORD (400,900)
  }
  BUS  682, 0, 0
  {
   NET 2211
   VTX 679, 681
  }
  BUS  683, 0, 0
  {
   NET 2211
   VTX 681, 663
  }
  VTX  684, 0, 0
  {
   COORD (740,680)
  }
  VTX  685, 0, 0
  {
   COORD (620,680)
  }
  BUS  686, 0, 0
  {
   NET 621
   VTX 684, 685
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  687, 0, 0
  {
   COORD (360,640)
  }
  VTX  688, 0, 0
  {
   COORD (420,640)
  }
  WIRE  690, 0, 0
  {
   NET 691
   VTX 687, 688
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  691, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="LoadIR"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  692, 0, 0
  {
   TEXT "$#NAME"
   RECT (351,610,429,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 690
  }
  VTX  696, 0, 0
  {
   COORD (420,720)
  }
  VTX  697, 0, 0
  {
   COORD (340,720)
  }
  WIRE  698, 0, 0
  {
   NET 91
   VTX 696, 697
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  727, 0, 0
  {
   COORD (1700,200)
  }
  VTX  728, 0, 0
  {
   COORD (1580,440)
  }
  VTX  729, 0, 0
  {
   COORD (1840,440)
  }
  VTX  730, 0, 0
  {
   COORD (1740,280)
  }
  VTX  731, 0, 0
  {
   COORD (1400,200)
  }
  VTX  732, 0, 0
  {
   COORD (1280,440)
  }
  VTX  734, 0, 0
  {
   COORD (1570,200)
  }
  WIRE  735, 0, 0
  {
   NET 1281
   VTX 727, 734
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  736, 0, 0
  {
   COORD (1570,440)
  }
  WIRE  737, 0, 0
  {
   NET 1281
   VTX 734, 736
  }
  WIRE  738, 0, 0
  {
   NET 1281
   VTX 736, 728
  }
  VTX  739, 0, 0
  {
   COORD (1760,440)
  }
  BUS  740, 0, 0
  {
   NET 2180
   VTX 729, 739
  }
  VTX  741, 0, 0
  {
   COORD (1760,280)
  }
  BUS  742, 0, 0
  {
   NET 2180
   VTX 739, 741
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  743, 0, 0
  {
   NET 2180
   VTX 741, 730
  }
  VTX  744, 0, 0
  {
   COORD (1270,200)
  }
  WIRE  745, 0, 0
  {
   NET 1281
   VTX 731, 744
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  746, 0, 0
  {
   COORD (1270,440)
  }
  WIRE  747, 0, 0
  {
   NET 1281
   VTX 744, 746
  }
  WIRE  748, 0, 0
  {
   NET 1281
   VTX 746, 732
  }
  TEXT  775, 0, 0
  {
   TEXT "$#NAME"
   RECT (206,1210,254,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 858
  }
  TEXT  783, 0, 0
  {
   TEXT "$#NAME"
   RECT (191,1250,269,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 859
  }
  TEXT  791, 0, 0
  {
   TEXT "$#NAME"
   RECT (193,1290,267,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 860
  }
  TEXT  809, 0, 0
  {
   TEXT "$#NAME"
   RECT (548,1390,643,1419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1001
  }
  NET BUS  817, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="PCout"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  818, 0, 0
  {
   TEXT "$#NAME"
   RECT (505,1270,574,1299)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1024
  }
  VTX  848, 0, 0
  {
   COORD (180,1200)
  }
  VTX  849, 0, 0
  {
   COORD (280,1200)
  }
  VTX  850, 0, 0
  {
   COORD (180,1240)
  }
  VTX  851, 0, 0
  {
   COORD (280,1240)
  }
  VTX  852, 0, 0
  {
   COORD (180,1280)
  }
  VTX  853, 0, 0
  {
   COORD (280,1280)
  }
  VTX  854, 0, 0
  {
   COORD (180,1320)
  }
  VTX  855, 0, 0
  {
   COORD (280,1320)
  }
  BUS  857, 0, 0
  {
   NET 2297
   VTX 848, 849
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  858, 0, 0
  {
   NET 91
   VTX 850, 851
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  859, 0, 0
  {
   NET 691
   VTX 852, 853
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  860, 0, 0
  {
   NET 1281
   VTX 854, 855
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  866, 0, 0
  {
   COORD (560,960)
  }
  VTX  867, 0, 0
  {
   COORD (560,1160)
  }
  VTX  869, 0, 0
  {
   COORD (440,1160)
  }
  BUS  870, 0, 0
  {
   NET 2298
   VTX 866, 867
  }
  BUS  874, 0, 0
  {
   NET 2298
   VTX 869, 867
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  911, 0, 0
  {
   COORD (760,1160)
  }
  BUS  916, 0, 0
  {
   NET 2298
   VTX 867, 911
  }
  VTX  929, 0, 0
  {
   COORD (760,1240)
  }
  VTX  930, 0, 0
  {
   COORD (700,1260)
  }
  VTX  955, 0, 0
  {
   COORD (740,1240)
  }
  BUS  956, 0, 0
  {
   NET 2303
   VTX 929, 955
  }
  VTX  957, 0, 0
  {
   COORD (740,1260)
  }
  BUS  958, 0, 0
  {
   NET 2303
   VTX 955, 957
  }
  BUS  959, 0, 0
  {
   NET 2303
   VTX 957, 930
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  997, 0, 0
  {
   COORD (660,1380)
  }
  VTX  998, 0, 0
  {
   COORD (520,1420)
  }
  VTX  999, 0, 0
  {
   COORD (660,1420)
  }
  WIRE  1000, 0, 0
  {
   NET 266
   VTX 997, 999
  }
  WIRE  1001, 0, 0
  {
   NET 266
   VTX 999, 998
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1002, 0, 0
  {
   COORD (840,1320)
  }
  VTX  1003, 0, 0
  {
   COORD (780,1400)
  }
  VTX  1004, 0, 0
  {
   COORD (840,1400)
  }
  WIRE  1005, 0, 0
  {
   NET 1409
   VTX 1002, 1004
  }
  WIRE  1006, 0, 0
  {
   NET 1409
   VTX 1004, 1003
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1022, 0, 0
  {
   COORD (580,1300)
  }
  VTX  1023, 0, 0
  {
   COORD (500,1300)
  }
  BUS  1024, 0, 0
  {
   NET 817
   VTX 1022, 1023
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1053, 0, 0
  {
   COORD (880,1200)
  }
  VTX  1056, 0, 0
  {
   COORD (940,1200)
  }
  BUS  1057, 0, 0
  {
   NET 2225
   VTX 1053, 1056
  }
  VTX  1059, 0, 0
  {
   COORD (940,1060)
  }
  VTX  1060, 0, 0
  {
   COORD (1020,1060)
  }
  BUS  1061, 0, 0
  {
   NET 2225
   VTX 1056, 1059
  }
  BUS  1064, 0, 0
  {
   NET 2225
   VTX 1251, 1060
  }
  VTX  1066, 0, 0
  {
   COORD (1180,1080)
  }
  VTX  1067, 0, 0
  {
   COORD (1320,1080)
  }
  BUS  1069, 0, 0
  {
   NET 2280
   VTX 1066, 1067
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1070, 0, 0
  {
   COORD (1220,1160)
  }
  VTX  1071, 0, 0
  {
   COORD (1320,1160)
  }
  WIRE  1073, 0, 0
  {
   NET 91
   VTX 1070, 1071
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  1074, 0, 0
  {
   TEXT "$#NAME"
   RECT (1246,1130,1294,1159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1073
  }
  VTX  1078, 0, 0
  {
   COORD (1220,1120)
  }
  VTX  1079, 0, 0
  {
   COORD (1320,1120)
  }
  WIRE  1081, 0, 0
  {
   NET 1082
   VTX 1078, 1079
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  1082, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="LoadNZP"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  1083, 0, 0
  {
   TEXT "$#NAME"
   RECT (1219,1090,1322,1119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1081
  }
  VTX  1087, 0, 0
  {
   COORD (620,840)
  }
  VTX  1088, 0, 0
  {
   COORD (680,1000)
  }
  VTX  1090, 0, 0
  {
   COORD (640,840)
  }
  BUS  1091, 0, 0
  {
   NET 2206
   VTX 1087, 1090
  }
  VTX  1092, 0, 0
  {
   COORD (640,1000)
  }
  BUS  1093, 0, 0
  {
   NET 2206
   VTX 1090, 1092
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  1094, 0, 0
  {
   NET 2206
   VTX 1092, 1088
  }
  VTX  1095, 0, 0
  {
   COORD (880,1000)
  }
  VTX  1096, 0, 0
  {
   COORD (1400,680)
  }
  VTX  1098, 0, 0
  {
   COORD (1380,1000)
  }
  BUS  1099, 0, 0
  {
   NET 2235
   VTX 1095, 1098
  }
  VTX  1100, 0, 0
  {
   COORD (1380,680)
  }
  BUS  1101, 0, 0
  {
   NET 2235
   VTX 1098, 1100
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  1102, 0, 0
  {
   NET 2235
   VTX 1100, 1096
  }
  VTX  1212, 0, 0
  {
   COORD (620,800)
  }
  VTX  1213, 0, 0
  {
   COORD (1480,760)
  }
  VTX  1215, 0, 0
  {
   COORD (760,800)
  }
  WIRE  1216, 0, 0
  {
   NET 2245
   VTX 1212, 1215
  }
  VTX  1217, 0, 0
  {
   COORD (760,940)
  }
  WIRE  1218, 0, 0
  {
   NET 2245
   VTX 1215, 1217
  }
  VTX  1219, 0, 0
  {
   COORD (1400,940)
  }
  WIRE  1220, 0, 0
  {
   NET 2245
   VTX 1217, 1219
  }
  VTX  1221, 0, 0
  {
   COORD (1400,800)
  }
  WIRE  1222, 0, 0
  {
   NET 2245
   VTX 1219, 1221
  }
  VTX  1223, 0, 0
  {
   COORD (1480,800)
  }
  WIRE  1224, 0, 0
  {
   NET 2245
   VTX 1221, 1223
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  1225, 0, 0
  {
   NET 2245
   VTX 1223, 1213
  }
  VTX  1251, 0, 0
  {
   COORD (1000,1060)
  }
  BUS  1252, 0, 0
  {
   NET 2225
   VTX 1059, 1251
  }
  VTX  1260, 0, 0
  {
   COORD (940,880)
  }
  VTX  1261, 0, 0
  {
   COORD (1440,860)
  }
  VTX  1263, 0, 0
  {
   COORD (960,880)
  }
  BUS  1264, 0, 0
  {
   NET 2216
   VTX 1260, 1263
  }
  VTX  1265, 0, 0
  {
   COORD (960,980)
  }
  BUS  1266, 0, 0
  {
   NET 2216
   VTX 1263, 1265
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1267, 0, 0
  {
   COORD (1420,980)
  }
  VTX  1269, 0, 0
  {
   COORD (1420,860)
  }
  BUS  1270, 0, 0
  {
   NET 2216
   VTX 1267, 1269
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  1271, 0, 0
  {
   NET 2216
   VTX 1269, 1261
  }
  VTX  1272, 0, 0
  {
   COORD (1020,980)
  }
  BUS  1274, 0, 0
  {
   NET 2216
   VTX 1265, 1272
  }
  BUS  1275, 0, 0
  {
   NET 2216
   VTX 1272, 1267
  }
  NET WIRE  1281, 0, 0
  {
   VARIABLES
   {
    #NAME="reset_l"
    #VHDL_TYPE="std_logic"
   }
  }
  VTX  1290, 0, 0
  {
   COORD (800,620)
  }
  VTX  1291, 0, 0
  {
   COORD (800,820)
  }
  VTX  1293, 0, 0
  {
   COORD (820,620)
  }
  BUS  1294, 0, 0
  {
   NET 2191
   VTX 1290, 1293
  }
  VTX  1295, 0, 0
  {
   COORD (820,660)
  }
  BUS  1296, 0, 0
  {
   NET 2191
   VTX 1293, 1295
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1297, 0, 0
  {
   COORD (720,660)
  }
  BUS  1298, 0, 0
  {
   NET 2191
   VTX 1295, 1297
  }
  VTX  1299, 0, 0
  {
   COORD (720,820)
  }
  BUS  1300, 0, 0
  {
   NET 2191
   VTX 1297, 1299
  }
  BUS  1301, 0, 0
  {
   NET 2191
   VTX 1299, 1291
  }
  VTX  1302, 0, 0
  {
   COORD (520,540)
  }
  VTX  1303, 0, 0
  {
   COORD (660,600)
  }
  VTX  1305, 0, 0
  {
   COORD (640,540)
  }
  WIRE  1306, 0, 0
  {
   NET 266
   VTX 1302, 1305
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1307, 0, 0
  {
   COORD (640,600)
  }
  WIRE  1308, 0, 0
  {
   NET 266
   VTX 1305, 1307
  }
  WIRE  1309, 0, 0
  {
   NET 266
   VTX 1307, 1303
  }
  VTX  1310, 0, 0
  {
   COORD (800,780)
  }
  VTX  1311, 0, 0
  {
   COORD (640,780)
  }
  WIRE  1312, 0, 0
  {
   NET 266
   VTX 1307, 1311
  }
  WIRE  1313, 0, 0
  {
   NET 266
   VTX 1311, 1310
  }
  TEXT  1314, 0, 0
  {
   TEXT "$#NAME"
   RECT (533,510,628,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1306
  }
  VTX  1318, 0, 0
  {
   COORD (1100,640)
  }
  VTX  1320, 0, 0
  {
   COORD (1340,640)
  }
  VTX  1321, 0, 0
  {
   COORD (1400,600)
  }
  VTX  1322, 0, 0
  {
   COORD (1340,680)
  }
  VTX  1323, 0, 0
  {
   COORD (1100,720)
  }
  VTX  1324, 0, 0
  {
   COORD (620,720)
  }
  VTX  1325, 0, 0
  {
   COORD (1100,800)
  }
  VTX  1326, 0, 0
  {
   COORD (620,760)
  }
  VTX  1327, 0, 0
  {
   COORD (1100,840)
  }
  VTX  1328, 0, 0
  {
   COORD (1020,640)
  }
  BUS  1329, 0, 0
  {
   NET 2216
   VTX 1272, 1328
  }
  BUS  1330, 0, 0
  {
   NET 2216
   VTX 1328, 1318
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1335, 0, 0
  {
   COORD (1360,520)
  }
  VTX  1337, 0, 0
  {
   COORD (1360,640)
  }
  BUS  1338, 0, 0
  {
   NET 2179
   VTX 1335, 1337
  }
  BUS  1339, 0, 0
  {
   NET 2179
   VTX 1337, 1320
  }
  VTX  1340, 0, 0
  {
   COORD (1380,600)
  }
  BUS  1341, 0, 0
  {
   NET 2230
   VTX 1321, 1340
  }
  VTX  1342, 0, 0
  {
   COORD (1380,660)
  }
  BUS  1343, 0, 0
  {
   NET 2230
   VTX 1340, 1342
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1344, 0, 0
  {
   COORD (1360,660)
  }
  BUS  1345, 0, 0
  {
   NET 2230
   VTX 1342, 1344
  }
  VTX  1346, 0, 0
  {
   COORD (1360,680)
  }
  BUS  1347, 0, 0
  {
   NET 2230
   VTX 1344, 1346
  }
  BUS  1348, 0, 0
  {
   NET 2230
   VTX 1346, 1322
  }
  VTX  1349, 0, 0
  {
   COORD (1000,720)
  }
  BUS  1350, 0, 0
  {
   NET 2225
   VTX 1251, 1349
  }
  BUS  1351, 0, 0
  {
   NET 2225
   VTX 1349, 1323
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1352, 0, 0
  {
   COORD (780,720)
  }
  BUS  1353, 0, 0
  {
   NET 2196
   VTX 1324, 1352
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1354, 0, 0
  {
   COORD (780,680)
  }
  BUS  1355, 0, 0
  {
   NET 2196
   VTX 1352, 1354
  }
  VTX  1356, 0, 0
  {
   COORD (980,680)
  }
  BUS  1357, 0, 0
  {
   NET 2196
   VTX 1354, 1356
  }
  VTX  1358, 0, 0
  {
   COORD (980,800)
  }
  BUS  1359, 0, 0
  {
   NET 2196
   VTX 1356, 1358
  }
  BUS  1360, 0, 0
  {
   NET 2196
   VTX 1358, 1325
  }
  VTX  1361, 0, 0
  {
   COORD (680,760)
  }
  BUS  1362, 0, 0
  {
   NET 2201
   VTX 1326, 1361
  }
  VTX  1363, 0, 0
  {
   COORD (680,900)
  }
  BUS  1364, 0, 0
  {
   NET 2201
   VTX 1361, 1363
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1365, 0, 0
  {
   COORD (980,900)
  }
  BUS  1366, 0, 0
  {
   NET 2201
   VTX 1363, 1365
  }
  VTX  1367, 0, 0
  {
   COORD (980,840)
  }
  BUS  1368, 0, 0
  {
   NET 2201
   VTX 1365, 1367
  }
  BUS  1369, 0, 0
  {
   NET 2201
   VTX 1367, 1327
  }
  VTX  1370, 0, 0
  {
   COORD (1040,880)
  }
  VTX  1371, 0, 0
  {
   COORD (1100,880)
  }
  WIRE  1373, 0, 0
  {
   NET 91
   VTX 1370, 1371
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  1374, 0, 0
  {
   TEXT "$#NAME"
   RECT (1046,850,1094,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1373
  }
  VTX  1378, 0, 0
  {
   COORD (1040,760)
  }
  VTX  1379, 0, 0
  {
   COORD (1100,760)
  }
  WIRE  1381, 0, 0
  {
   NET 1382
   VTX 1378, 1379
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  1382, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="RegWrite"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  1383, 0, 0
  {
   TEXT "$#NAME"
   RECT (1019,730,1121,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1381
  }
  VTX  1387, 0, 0
  {
   COORD (1040,680)
  }
  VTX  1388, 0, 0
  {
   COORD (1100,680)
  }
  WIRE  1390, 0, 0
  {
   NET 1391
   VTX 1387, 1388
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  1391, 0, 0
  {
   VARIABLES
   {
    #NAME="Reset_L"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  1392, 0, 0
  {
   TEXT "$#NAME"
   RECT (1025,650,1115,679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1390
  }
  VTX  1396, 0, 0
  {
   COORD (1000,400)
  }
  VTX  1397, 0, 0
  {
   COORD (960,520)
  }
  BUS  1398, 0, 0
  {
   NET 2179
   VTX 1335, 1397
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1399, 0, 0
  {
   COORD (960,400)
  }
  BUS  1400, 0, 0
  {
   NET 2179
   VTX 1397, 1399
  }
  BUS  1401, 0, 0
  {
   NET 2179
   VTX 1399, 1396
  }
  VTX  1402, 0, 0
  {
   COORD (80,960)
  }
  VTX  1403, 0, 0
  {
   COORD (80,320)
  }
  BUS  1405, 0, 0
  {
   NET 1406
   VTX 1402, 1403
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  1406, 0, 0
  {
   VARIABLES
   {
    #NAME="JumpSR,JmpSel,LoadIR,LoadMAR,LoadMDR,LoadNZP,LoadPC,PCMuxSel,RegWrite,RFMuxSel"
   }
  }
  NET WIRE  1407, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="LoadMAR"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  1408, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="LoadMDR"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  1409, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="RFMuxSel"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  1410, 0, 0
  {
   TEXT "$#NAME"
   RECT (26,80,55,1115)
   ALIGN 1
   MARGINS (1,1)
   PARENT 1405
   ORIENTATION 5
  }
  VTX  1442, 0, 0
  {
   COORD (620,640)
  }
  VTX  1443, 0, 0
  {
   COORD (800,740)
  }
  VTX  1445, 0, 0
  {
   COORD (660,640)
  }
  BUS  1446, 0, 0
  {
   NET 2186
   VTX 1442, 1445
  }
  VTX  1447, 0, 0
  {
   COORD (660,740)
  }
  BUS  1448, 0, 0
  {
   NET 2186
   VTX 1445, 1447
  }
  BUS  1449, 0, 0
  {
   NET 2186
   VTX 1447, 1443
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VHDLDESIGNUNITHDR  1450, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.numeric_std.all;\n"+
"library LC3b;\n"+
"use lc3b.lc3b_types.all;"
   RECT (20,1460,440,1680)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  1479, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT 
"Control_feedback(3 downto 0) <= opcode;\n"+
"ALUop <= control_out(2 downto 0);"
   RECT (1540,60,2140,180)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  VTX  1536, 0, 0
  {
   COORD (1520,640)
  }
  VTX  1537, 0, 0
  {
   COORD (1640,640)
  }
  VTX  1538, 0, 0
  {
   COORD (580,1220)
  }
  VTX  1539, 0, 0
  {
   COORD (1880,640)
  }
  VTX  1540, 0, 0
  {
   COORD (1640,720)
  }
  BUS  1541, 0, 0
  {
   NET 2240
   VTX 1536, 1537
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  1542, 0, 0
  {
   COORD (460,1220)
  }
  BUS  1543, 0, 0
  {
   NET 2250
   VTX 1538, 1542
  }
  VTX  1544, 0, 0
  {
   COORD (460,1460)
  }
  BUS  1545, 0, 0
  {
   NET 2250
   VTX 1542, 1544
  }
  VTX  1546, 0, 0
  {
   COORD (1080,1460)
  }
  BUS  1547, 0, 0
  {
   NET 2250
   VTX 1544, 1546
  }
  VTX  1548, 0, 0
  {
   COORD (1080,1220)
  }
  BUS  1549, 0, 0
  {
   NET 2250
   VTX 1546, 1548
  }
  VTX  1550, 0, 0
  {
   COORD (1200,1220)
  }
  BUS  1551, 0, 0
  {
   NET 2250
   VTX 1548, 1550
  }
  VTX  1552, 0, 0
  {
   COORD (1200,1020)
  }
  BUS  1553, 0, 0
  {
   NET 2250
   VTX 1550, 1552
  }
  VTX  1554, 0, 0
  {
   COORD (1900,1020)
  }
  BUS  1555, 0, 0
  {
   NET 2250
   VTX 1552, 1554
  }
  VTX  1556, 0, 0
  {
   COORD (1900,640)
  }
  BUS  1557, 0, 0
  {
   NET 2250
   VTX 1554, 1556
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  1558, 0, 0
  {
   NET 2250
   VTX 1556, 1539
  }
  VTX  1559, 0, 0
  {
   COORD (1540,520)
  }
  BUS  1560, 0, 0
  {
   NET 2179
   VTX 1335, 1559
  }
  VTX  1561, 0, 0
  {
   COORD (1540,720)
  }
  BUS  1562, 0, 0
  {
   NET 2179
   VTX 1559, 1561
  }
  BUS  1563, 0, 0
  {
   NET 2179
   VTX 1561, 1540
  }
  VTX  1564, 0, 0
  {
   COORD (1560,680)
  }
  VTX  1565, 0, 0
  {
   COORD (1640,680)
  }
  BUS  1567, 0, 0
  {
   NET 1568
   VTX 1564, 1565
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  1568, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ALUop"
    #VHDL_TYPE="LC3b_aluop"
   }
  }
  TEXT  1569, 0, 0
  {
   TEXT "$#NAME"
   RECT (1563,650,1637,679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1567
  }
  TEXT  1639, 0, 0
  {
   TEXT "$#NAME"
   RECT (754,1370,867,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1006
  }
  VTX  1699, 0, 0
  {
   COORD (980,560)
  }
  VTX  1700, 0, 0
  {
   COORD (1080,480)
  }
  VTX  1701, 0, 0
  {
   COORD (1080,560)
  }
  WIRE  1702, 0, 0
  {
   NET 155
   VTX 1699, 1701
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  1703, 0, 0
  {
   NET 155
   VTX 1701, 1700
  }
  VTX  1733, 0, 0
  {
   COORD (1440,280)
  }
  VTX  1735, 0, 0
  {
   COORD (1460,280)
  }
  BUS  1736, 0, 0
  {
   NET 817
   VTX 1733, 1735
  }
  BUS  1738, 0, 0
  {
   NET 817
   VTX 409, 1735
  }
  NET BUS  1808, 0, 0
  {
   VARIABLES
   {
    #NAME="CheckN,CheckP,CheckZ,N,P,Z"
   }
  }
  NET WIRE  1809, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="CheckN"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  1810, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="CheckP"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  1811, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="CheckZ"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  1812, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="N"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  1813, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="P"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  1814, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Z"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  1815, 0, 0
  {
   TEXT "$#NAME"
   RECT (2086,780,2115,1117)
   ALIGN 1
   MARGINS (1,1)
   PARENT 2086
   ORIENTATION 5
  }
  VTX  1976, 0, 0
  {
   COORD (2080,660)
  }
  VTX  1977, 0, 0
  {
   COORD (2080,1263)
  }
  VTX  2038, 0, 0
  {
   COORD (1500,1080)
  }
  VTX  2039, 0, 0
  {
   COORD (2080,1080)
  }
  WIRE  2041, 0, 0
  {
   NET 1812
   VTX 2038, 2039
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  2042, 0, 0
  {
   COORD (1500,1120)
  }
  VTX  2043, 0, 0
  {
   COORD (2080,1120)
  }
  WIRE  2045, 0, 0
  {
   NET 1813
   VTX 2042, 2043
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  2046, 0, 0
  {
   COORD (1500,1160)
  }
  VTX  2047, 0, 0
  {
   COORD (2080,1160)
  }
  WIRE  2049, 0, 0
  {
   NET 1814
   VTX 2046, 2047
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  2086, 0, 0
  {
   NET 1808
   VTX 1976, 1977
   BUSTAPS ( 2039, 2043, 2047, 2363, 2366, 2369 )
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  2151, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="PCplus2out"
    #VHDL_TYPE="LC3b_word"
   }
  }
  NET BUS  2160, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ADJ9out"
    #VHDL_TYPE="LC3b_word"
   }
  }
  NET BUS  2165, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ADJout"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  2166, 0, 0
  {
   TEXT "$#NAME"
   RECT (470,310,550,339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 500
  }
  NET BUS  2170, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ADJ11out"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  2171, 0, 0
  {
   TEXT "$#NAME"
   RECT (187,430,293,459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 596
  }
  NET BUS  2179, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="RFAout"
    #VHDL_TYPE="LC3b_word"
   }
  }
  NET BUS  2180, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ADDRESS"
    #VHDL_TYPE="LC3b_word"
   }
  }
  NET BUS  2181, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="offset9"
    #VHDL_TYPE="LC3b_offset9"
   }
  }
  TEXT  2182, 0, 0
  {
   TEXT "$#NAME"
   RECT (323,650,397,679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 675
  }
  NET BUS  2186, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Dest"
    #VHDL_TYPE="LC3b_reg"
   }
  }
  TEXT  2187, 0, 0
  {
   TEXT "$#NAME"
   RECT (705,710,756,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1449
  }
  NET BUS  2191, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="onesout"
    #VHDL_TYPE="LC3b_reg"
   }
  }
  TEXT  2192, 0, 0
  {
   TEXT "$#NAME"
   RECT (822,626,910,655)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1296
  }
  NET BUS  2196, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="SrcA"
    #VHDL_TYPE="LC3b_reg"
   }
  }
  TEXT  2197, 0, 0
  {
   TEXT "$#NAME"
   RECT (674,690,727,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1353
  }
  NET BUS  2201, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="SrcB"
    #VHDL_TYPE="LC3b_reg"
   }
  }
  TEXT  2202, 0, 0
  {
   TEXT "$#NAME"
   RECT (682,816,736,845)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1364
  }
  NET BUS  2206, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Imm5"
    #VHDL_TYPE="LC3b_imm5"
   }
  }
  TEXT  2207, 0, 0
  {
   TEXT "$#NAME"
   RECT (642,906,703,935)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1093
  }
  NET BUS  2211, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="offset11"
    #VHDL_TYPE="LC3b_offset11"
   }
  }
  TEXT  2212, 0, 0
  {
   TEXT "$#NAME"
   RECT (327,910,414,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 680
  }
  NET BUS  2216, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="JSRMuxOut"
    #VHDL_TYPE="LC3b_reg"
   }
  }
  TEXT  2217, 0, 0
  {
   TEXT "$#NAME"
   RECT (962,916,1093,945)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1266
  }
  TEXT  2221, 0, 0
  {
   TEXT "$#NAME"
   RECT (995,610,1126,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1330
  }
  NET BUS  2225, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="RFMuxOut"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  2226, 0, 0
  {
   TEXT "$#NAME"
   RECT (991,690,1109,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1351
  }
  NET BUS  2230, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="RFBout"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  2231, 0, 0
  {
   TEXT "$#NAME"
   RECT (1382,616,1466,645)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1343
  }
  NET BUS  2235, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Imm5Out"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  2236, 0, 0
  {
   TEXT "$#NAME"
   RECT (1382,826,1483,855)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1101
  }
  NET BUS  2240, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ALUmaxOut"
    #VHDL_TYPE="LC3b_word"
   }
  }
  NET WIRE  2245, 0, 0
  {
   VARIABLES
   {
    #NAME="bit5"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  2246, 0, 0
  {
   TEXT "$#NAME"
   RECT (1420,770,1461,799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1224
  }
  NET BUS  2250, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ALUout"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  2251, 0, 0
  {
   TEXT "$#NAME"
   RECT (1902,816,1983,845)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1557
  }
  TEXT  2259, 0, 0
  {
   TEXT "$#NAME"
   RECT (1835,830,1922,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2364
  }
  TEXT  2263, 0, 0
  {
   TEXT "$#NAME"
   RECT (1836,870,1922,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2367
  }
  TEXT  2276, 0, 0
  {
   TEXT "$#NAME"
   RECT (1841,910,1926,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2370
  }
  NET BUS  2280, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="GenCCout"
    #VHDL_TYPE="LC3b_cc"
   }
  }
  TEXT  2281, 0, 0
  {
   TEXT "$#NAME"
   RECT (1192,1050,1308,1079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1069
  }
  TEXT  2285, 0, 0
  {
   TEXT "$#NAME"
   RECT (1781,1050,1800,1079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2041
  }
  TEXT  2289, 0, 0
  {
   TEXT "$#NAME"
   RECT (1781,1090,1799,1119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2045
  }
  TEXT  2293, 0, 0
  {
   TEXT "$#NAME"
   RECT (1782,1130,1799,1159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2049
  }
  NET BUS  2297, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="datain"
    #VHDL_TYPE="LC3b_word"
   }
  }
  NET BUS  2298, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="output"
    #VHDL_TYPE="LC3b_word"
   }
  }
  NET BUS  2303, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="F"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  2304, 0, 0
  {
   TEXT "$#NAME"
   RECT (712,1230,729,1259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 959
  }
  NET BUS  2340, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="BRaddOut"
    #VHDL_TYPE="LC3b_word"
   }
  }
  VTX  2362, 0, 0
  {
   COORD (1680,860)
  }
  VTX  2363, 0, 0
  {
   COORD (2080,860)
  }
  WIRE  2364, 0, 0
  {
   NET 1809
   VTX 2362, 2363
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  2365, 0, 0
  {
   COORD (1680,900)
  }
  VTX  2366, 0, 0
  {
   COORD (2080,900)
  }
  WIRE  2367, 0, 0
  {
   NET 1810
   VTX 2365, 2366
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  2368, 0, 0
  {
   COORD (1680,940)
  }
  VTX  2369, 0, 0
  {
   COORD (2080,940)
  }
  WIRE  2370, 0, 0
  {
   NET 1811
   VTX 2368, 2369
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1195088214"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  2498, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1140,1326,1257,1379)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  2499, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1320,1330,1990,1390)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  2500, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1141,1384,1212,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  2501, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1380,1980,1440)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  2502, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1320), (2000,1320) )
   FILL (1,(0,0,0),0)
  }
  LINE  2503, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  2504, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1320), (1300,1500) )
  }
  LINE  2505, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2000,1500), (2000,1180), (1120,1180), (1120,1500), (2000,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  2506, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1140,1200,1435,1301)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  2507, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1440,1180), (1440,1320) )
  }
  LINE  2508, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  TEXT  2509, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (1140,1444,1219,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  2510, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (1310,1440,1980,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  BMPPICT  2511, 0, 0
  {
   PAGEALIGN 10
   RECT (1460,1200,1980,1302)
   TEXT
   "KAAAAOMAAAAqAAAAAQAIAAAAAABqJQAAww4AAMMOAAAZAAAAGQAAAAAAAAD///8AZRMDAHMkBACLRR0AfjQFAIdCCQCMSQsAkE8SAJdYHQCbXSQA7NS+AJNUFwCUVhoAnmIpAKJoMQCpcj4AsX5NALqLXQDGnXQA38ixANW5mwDw38sA8+jYAPbx5gABAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMVFRMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEQEBMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARYQChUBAQEBAQEBAQEBAQEBAQEBAQEBAQETBBUBAQEBAQEBAUUBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwEBAREMAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESFBINAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESAhQBAQEBAQEBAQEBAQEBAQEBAQEBAQEPBBMLAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELEBgBFQ4FAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARcCFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEXAxMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEOFAEBAQEBAf8BFBISEwEBAQEVEQEBFRELAQEWDwoSFgEBAQEBARMSEhMVEwsBAQEBARMJEBUBARURFBMWAQEREBgBAQkFAgMTAQEUERgBFxAVAQEBAQEBAQEVFwEBAQEBAQEVCg8TGAEBERUBAQEBEw8LAQEICQEBARMPFAEBFw8JEhcBARUJFgsOFQEBEBEXAQsKEwEBAREVExYBAQESEwEBFRAWAQEBAQEBAQEUDhAREwEBAQESExUUAQEBExIBAREUAQEREwEBCQcUFRMBAQELDhUYDxIBARMSAQEVEAsBAQEQBRgBAQEBAf8BAQkCEwEBAQESAgsBEAISAQEJAxQLExcBAQEBARcFAhUYFQYQAQEBFAIPFhUVARISARMGAQEFBxQBAQUQFAEBAQEVAhMBFAIOFwEBAQEBAQERDAEBAQEBARgFBhYUFQEBBgYBAQEBCgUTAQESAxcBARACEwEBCQMVFBUBAQYFExEDEgEBAw8LARUCERgBEQMBCwMLAQEKAwEBEAITAQEBAQEBARMCDxcYFRMYARUCFwEFEwEBEgIXAQMIARcCDBYBEwMBAQYSAQERAhITAw8XARACGAERAhIBAQERBRMBAQEBAf8BARUCEgEBAQEYAxIBFAMVAQEHDAEBAQEBAQEBAQETAhUBARYDDgEBFQIVAQEBAQEBAQoFAQEQBwEBARQVFhQBAQEBBg4BAQYQAQEBAQEBAQETAhEBAQEBARYDEgEBAQEBEwMWAQEBEwMLAQEUAxMBARUDFQEBBRABAQEBAQYQARMDFQEBCg0BARgFEgEBDwUBAQ8FAQEVAhUBFQMVAQEBAQEBGAUHAQEBAQEXARMCCwETAhYBFwMSARIDAQEIDgEBCwMVARQCCwEQBQEXAxIBAQsCEwEUAxUBAQEODgsUAQEBAXIBARgGDAEBAQEBDgUYAQYQAQERBRQTFAEBAQEBAQEUAxABAQETAhIBGAURFRIBAQEBEAISAQEUAhQBARUIFhEDCwEBEQMUAREFAQEBAQEBAQETBQkVAQEBAQEICRQSFwEBFgMSAQEBGAMSAQEBBQ8BAQEFEQEBCQoBAQEBARAFAQEFEAEBFQILAQEPBgEBEwIUAQsCEwEBBggBAQURAQEBAQEBFAMQAQEBAQEBARQCEwEBBQ8BAQoFARcDEQEVAhYBAQURAQEGDwEVAhYBEAYBAQEHBgEBBQ8BAQEKCQEVFwEBAd8BAQEPAwsBAQEBEwMTARMDGAEXAhUYBRMBAQEBAQEBBwcBAQEXBQYYAREFARIGGAEVAg8BAQEBBREBAQYHAQEDDgEBFAMPARgCEwEBAQEBAQEVAhULEwEBAQEVAwEUBQsBAQwNAQEBAQ4HAQEBEQUBAQERBQEBFQMYAQsWARYCFQESBQEBGAMSAQEVAhQBGAMQAQEGDgEBEAUTARIFAQEBAQEBFQUOAQEBAQEBAQEMBgEBDgYBARMDEwEKBxYBAxIBARAFAQEQBQEBBRABFAIUAQESBRMBFQMXAQEICgEBEwEBAf8BAQETAhMBAQEBCwMTFxECEwEBFQUBFQIXAQEBAQEBEAMUAQEBCQMUAQEIEgEFDwERAwEBEwEBDgMBARICFgEHBQsBFwMRCxMFDwEBAQEBAQEVAxIBExUBAQEBEQkBDwUBAQ8IEwMVARMCFAEBEwMVAQETAhUBARAKARIDAQERBQEVAhUBAQcIAQEXAhEBARUDFgEFDgEBEwMTCxECFQEBAQEBFwUGGAEBAQEBAQEXAxMBEAUBARQCExQICBQTBggBARUCExcNBQEBFAMYAQIRAQETAhMWEQITAQsDEQEVBRgBAf8BAQELAw8BAQEBAQYRAREGFAEBARUVEwQYAQEBAQEBFQISAQEBDwMVAQEBExUJEgEXDxQTEQEBEgYUAQESEBQREhUBFg4PARMGEgEBAQEBAQEVAxIBARMUAQEBARMVEQ8BARIOFQgVARMEEwEYDwUHFAEVBBIBAQESFRURAQEBEhIUDhIBCw0DEQELCg4BAQEVExUOCwEBEwQVGA8GCwEBAQEBARACEwEBAQEBAQEBFhIVDxUBARUEEhgPDAELBBABARMEERMGEgEBARURFBEPAQEVBBMBEAYUARUEFQERBwEBASQBGAEBDAUYAQEBAREFAQEBAQEBAQEBFwEBAQEBAQEBFwUKAQEBCAUXAQEBARgBAQEBARYBAQEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBAQEUAxEBAQESFwEBAQEBGAEBAQEBAQEBAQEBAQEBAQkHAQEBAQEBAQEBGBgBAQEBARcBAQEBAQEKEAEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBARYDBgEBAQEBGAEBAQEWAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEYGAEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBEgsBEwIVARMVAQsCFAEBAQEBAQEBAQEBAQEBAQEBAQ4DFwETAhIBAQEBAQEBAQEBAQEBAQEBARMTAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWAxABAQEBEgEBAQEBAQEBAQEBAQEBAQEVEgEBARYDCwELFBIYAQEBAQEBAQEBAQEBAQEBAQEBFQEBGBELAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEUAw4BAQEBEAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BFQUSEgMOEwUSARUCEAEBAQEBAQEBAQEBAQEBAQEBFwoDERMEEwEBAQEBAQEBAQEBAQEBAQEBAQMFAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwcLAQEBEA0YAQEBAQEBAQEBAQEBAQEIAhYBAQETDxUICAIUAQEBAQEBAQEBAQEBAQEBAQEBAQEBFQISAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFgoPFRQRBRYBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BARYUCxgWFAsBARgLFAEBAQEBAQEBAQEBAQEBAQEBFxYXCwsBAQEBAQEBAQEBAQEBAQEBAQEBAQsLAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWFxYWAQEBFhQBAQEBAQEBAQEBAQEBAQEXFAEBAQEBFxUXGBQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELFRULFwEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8SExMTExMTExMTExMTExMTExMTExMTExMTExMTEw8MCgoPEhMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEAwKDw8PDw4PEgEBAQEBAQEBAQEBAQEBARMNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQEBCQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NEwEBAQENDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAQEBEw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAf8BFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQPBw0NDQ0IBxUBAQEBAQEBAQEBAQEBEQYNDQkICAkNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBgEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GBhUBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCAYVAQETBQYMDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBg8BAZ0BEBAQEBAQERAREBERERERERERERERERERERERERIREhEPEBISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhESERIREhESEhIRCQgJDQ0JBhABAQEBAQEBAQEBAQEVBgwNDQgJDwgNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBhEBBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBgkBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCQYQAQEHBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQYTAcgBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMSEREVAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEgkIDQ0NDAYTAQEBAQEBAQEBAQEQBgkNDQYUAQYNDQ0NDQwMDAwMDAwMDAwMDAwMDAwMDAwPDQ0NDQ0MCAgICAgICAgICAwNDQ0NDQYTAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQwGFxMGCQ0NDQ0NDQwMDAwMDAwMDAwMDAwMDAcMAX4BARIFBwgHBwcHBwcHCAcHCAcIBwgHCAcIBwgHCAcICQoKDgkHCAcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHEhMTExMTExMTExMTExMTExMTExMTExMTExMTEgoIDQ0NCQcKAQEBAQEBAQEBARMGDA0JBgoBAQYNDQ0JCAcHBwcHBwcHBwcHBwcHBwcHBwYHCQ0NDQ0NCQkJCQkJCQkJCQcHCQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYGBgYGBgYFBwoMDQ0NDQ0HBgcHBwcHBwcHBwcHBwcHBwcFEf8BAQERDxAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAJDhAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAPERUBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRIJCA0NDQ0FEwEBAQEBAQEBAQoHDQ0MBhUBAQYNDQ0HAQEBAQEBAQEBAQEBAQEBAQEBAQEBBw0NDQcPAQEBAQEBAQEBARUKCA0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQcNDQ0NDQcPAQEBAQEBAQEBAQEBAQEBAQEBAUkBAQEBCggJCQkNDA0JDQwNDQ0JCQ0NDQ0MDAwMDAwMDAwNDQwHCAoJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQoKBgUNDw8ODw4PDg8ODw4PDg8ODw4PDg8ODw4PDw4IBwkNDQ0ICAEBAQEBAQEBEwUNDQkGEAEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQETBg0NDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0NBhIBAQEBAQEBAQEBAQEBAQEBAQEBAXIBAQEBExMTExMTExMSExMSExISEhISEhISEhISEhISEhIREhISERETExMTExMTExMTExMTExMTExMTExMTExMTExMTExEQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETDwgNDQ0JBhABAQEBAQEVCAgNDQgHAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEVCAwNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0MBwEBAQEBAQEBAQEBAQEBAQEBAQEBAVYBAQEBARIREhISEhISEhISEhISEhISEhISEhISEhISEhISERAQEA8SExISEhISEhISEhISEBAPEBAPEBAPEBAPEBAQDxAJDA4ODg4ODg4ODg8ODg4ODg4ODg4ODg4ODg8QCgYHBwcHBwYICAgIDQ4JCAkNDQYSAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQcQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HCgEBAQEBAQEBAQEBAQEBAQEBAQEBAZ0BAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRAPDwgQAQEBAQEBAQEBAQEBExITExITExITExITExITExMTExMSExMTExMSExITEhMSExITExITEhMSExITExMTExMTExMTExMSDwcHDQ0NBwoBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDAoPDg8ODw4PDg8ODw4JEQEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQETEBEREREREREREREREREREREREREREREREREREREQDw8MEREREBAREBAQEBARERERERERERERERERERERERERERISERERERESERISEhEREREREBERERAREREREREREREREREREREREQwMDQ0MBhMBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDgEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEVExUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDw8OCRMVFRUVFRUVFRUVFRMPEBAQEBAQEBAQEBAQEBAQDg0NDw4OCgkJCgkIDhEREREREREQEREREREQEBAREREREREREREPBwwNDQkGEAEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYRAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAX4BAQEBAQEBFRESEhISEhISEhISEhISEhISEhISEhISEhISEhIRERAQDxESEhISEhISEhISEhIREREREREREREREREREREREBAQEhISEhIRDw8PEBIRERESEhISEhISEhITEhMRERITEhISEhMVCQgNDQgHFQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEBFQcKDg4ODg4ODg8ODgoKCgoKCgkKCgkJCQkJCQkJCgkMCAYICgoKCgoKCgoKCg4ODg4ODg4ODg4ODg4ODg4ODggOAQEBAQEVEA8PCBAVFRUVFRUVFBUBAQEBAQETDwYGBgYGBgcKDA0NDQYSAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQcQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDwEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQESExMTExMTExMTExUTFRMVExUVExUVFRUVFRUVFRUTExESExMTExMTExMTExMTExMTExMTExMTExMTExMTExAOExMTExMTExMTEhEVExUTExMTExMTExMTExMTEwoIDQ0NDQwIDQ0NBwkBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQYQAQEGDQ0NDAoPDw8PDw8PDw8PDw8JEQEBAQEBAQcMDQ0HDwEBAQEBAQEBAQEBAQEBAQEBAQEBAWIBAQEBAQEBAQEOBgwMDAwMDAwMDAwMDA0NDQkJCQkJCQkJCQoKCgoODg4HCA8PDw8ODg4ODgoKCgoJCQoJCQoK"+
"CQkNDQwIDxMTExITEhMSExAJCQgKEhITEhMSExITEhMSExITEhEICA0NDQ0NDQ0NBhMBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCAgNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HDgEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQEBEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISExMRERMTExMTExMTExMTExMTExITEhISEhISEhISExUUFRQVFBUUFRMTExISAQEVFBUUFRQVFBUUFRQVFRURCAwNDQ0NDQkGDwEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBBwwNDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQwIDQ0MBxUBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBFRETEhMSExMTExMTExMTExMTExMTExMTExMTExMTDwkOCA4TExMTExMTExMTExMTExMTExMTExMTExMTExISEhISEhISEhMQCA0IBxESEhISEhISEhISEhISEhIQCAgJDQ0NDQgHFQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEQBw0NDQYSAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQoHDQ0NBxAVAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEg8QDxEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEVERIRDhMBAQEBAQEBAQEBAQEBAQEVEgkIDQ0NCQYRAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQwJEBAQEBAQEBAQEAkHDQ0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQ8HDQ0NCQcHCQoKCgoKCgoKCgoIEgEBAQEBAf8BAQEBAQEBAQEBARMREhISEhISEhISEhISEhISEhISEhISEhISEhISExEKDggKEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEg4OCggQEhISEhISEhISEhISEhISEQgHCQ0NBwwBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQkMBgYGBgYGBgYGBggNDQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYFCgEBAQEBAREGDQ0NDQ0MCAcHBwcHBwcHBwcFEQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARURERAQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFREREQ8SAQEBAQEBAQEBAQEBAQEBFRMOCA0NBhMBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NBwoBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBARMGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEQEBAQEBAf8BAQEBAQEBAQEBAQEVDw8QEBAQEBAQEBAQEBAPEA8QDxAPEA8QEA8QDxEREA8OChAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEQDw8KEBAQEBAQEBAPEA8QDxAPEBENBgkGDgEBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBRMBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQEMBgkNDQ0NDQ0NDQ0NDQ0NDQ0GEgEBAQEBAf8BAQEBAQEBAQEBAQEBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUTDw8PCBIVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDxAJERUVFRUVFRUVFRUVFRUVFRMTEAgGFQEBAQEBAQEBAQEBAQUHBwcFAQEBAQEBAQEBAQEBAQEBAQEBAQEBBQcHBwcHBwcHBwcHBwcHBwcHBgYGEQEBAQEGDAwMDAwMDAwMDAwMDAwMDAwGEAEBAQEBAQETBwYHCAwMDAwMDAwMDAwMDAwGEQEBAQEBAf8BAQEBAQEBAQEBAQEBARMTExMTExMTExMTExMTExMTExMTExMTEhMTExITEhAQDw4TExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEhEQDxITExMTExMTExMTExMTExMSEAMRAQEBAQEBAQEBAQEBAQwODg4IAQEBAQEBAQEBAQEBAQEBAQEBAQEBDAoODg4ODg4ODg4ODg4ODgoOEBMVAQEBAQEFBwcHBwcHBwcHBwcHBwcHBwcFDgEBAQEBAQEBFRAJCAcHBwcHBwcHBwcHBwgFEQEBAQEBAf8BAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFQkHDAYPFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEQgKDA8VFRUVFRUVFRUVFRUVFRUVExIBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8AAA=="
  }
 }
 
}

