0.6
2018.3
Dec  7 2018
00:33:28
E:/Coding/Verilog/Lab/Final1/Final1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Coding/Verilog/Lab/Final1/Final1.srcs/sim_1/new/Final1_tb.v,1703848101,verilog,,,,Final1_tb,,,,,,,,
E:/Coding/Verilog/Lab/Final1/Final1.srcs/sources_1/new/Final1.v,1703848265,verilog,,E:/Coding/Verilog/Lab/Final1/Final1.srcs/sim_1/new/Final1_tb.v,,Final1,,,,,,,,
