<MODULE>
ADC_Test
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,01C6,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0022,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0000,NO
</SEGMENTS>

<LOCALS>
forever?home?,R_GSINIT,0054,0000
XInitLoop?done?,R_GSINIT,0033,0000
XInitLoop?repeat?,R_GSINIT,001D,0000
__c51_program_startup,R_GSINIT,0051,0000
L004002?,R_GSINIT,0083,0000
XClearLoop?repeat?,R_GSINIT,0040,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,000E,0000
__str_2,R_CONST,0018,0000
XClearLoop?done?,R_GSINIT,004E,0000
__c51_init_data,R_GSINIT,000D,0000
</LOCALS>

<PUBLICS>
_main,R_GSINIT,0066,0000
__c51_external_startup,R_GSINIT,0056,0000
_de2_8052_crt0,R_CSEG,0000,0000
_crt0,R_GSINIT,0000,0000
</PUBLICS>

<EXTERNALS>
_R_IXSEG_start,any,0000,0000
_R_IXSEG_size,any,0000,0000
_R_DINIT_start,any,0000,0000
_printf,any,0000,0000
_R_XSEG_size,any,0000,0000
_R_XINIT_start,any,0000,0000
_stack_start,any,0000,0000
_R_XSEG_start,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_GSINIT>
75 81 data8(_stack_start;0x0001;-;)
12 addr16(__c51_external_startup;)  
E5 82
60 rel2(__c51_init_data;)
02 addr16(__c51_program_startup;)  
75 82 data8(_R_XINIT_start;)
75 83 data8(_R_XINIT_start;0x0008;>>;)
75 84 data8(_R_IXSEG_start;)
75 85 data8(_R_IXSEG_start;0x0008;>>;)
78 data8(_R_IXSEG_size;)
79 data8(_R_IXSEG_size;0x0008;>>;)
E8
49
60 rel2(XInitLoop?done?;)
E4
75 86 00
93
A3
75 86 01
F0
A3
18
B8 FF rel3(XInitLoop?repeat?;)
19
80 rel2(XInitLoop?repeat?;)
75 86 00
75 82 data8(_R_XSEG_start;)
75 83 data8(_R_XSEG_start;0x0008;>>;)
7C data8(_R_XSEG_size;)
7D data8(_R_XSEG_size;0x0008;>>;)
EC
4D
60 rel2(XClearLoop?done?;)
E4
F0
A3
1C
BC FF rel3(XClearLoop?repeat?;)
1D
80 rel2(XClearLoop?repeat?;)
12 addr16(_R_DINIT_start;)  
12 addr16(_main;)  
80 rel2(forever?home?;)
75 CB FF
75 CA F7
75 C8 34
75 98 52
75 82 00
22
E4
F5 E8
F5 95
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
75 A1 80
75 A1 00
AA A2
7B 00
AC A3
7D 00
C0 02
C0 03
C0 04
C0 05
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
75 A1 01
AA A2
7B 00
AC A3
7D 00
C0 02
C0 03
C0 04
C0 05
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
75 A1 02
AA A2
7B 00
AC A3
7D 00
C0 02
C0 03
C0 04
C0 05
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
75 A1 03
AA A2
7B 00
AC A3
7D 00
C0 02
C0 03
C0 04
C0 05
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
75 A1 04
AA A2
7B 00
AC A3
7D 00
C0 02
C0 03
C0 04
C0 05
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
75 A1 05
AA A2
7B 00
AC A3
7D 00
C0 02
C0 03
C0 04
C0 05
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
75 A1 06
AA A2
7B 00
AC A3
7D 00
C0 02
C0 03
C0 04
C0 05
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
75 A1 07
AA A2
7B 00
AC A3
7D 00
C0 02
C0 03
C0 04
C0 05
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
02 addr16(L004002?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
41 44 43 20 74 65 73 74 2E 
0D
0A
0D
0A
00
25 30 31 78 25 30 32 78 20 
00
25 30 31 78 25 30 32 78 
0D
00
</CODE>

<CODE AT 0003>
</CODE>
