

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Wed Aug 10 16:30:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1362925|  1530545| 6.815 ms | 7.653 ms |  1362925|  1530545|   none  |
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                             |                                                 |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                           Instance                          |                      Module                     |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s_fu_1109  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s  |     1168|     1168| 5.840 us | 5.840 us |  1168|  1168|   none  |
        +-------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |             |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Loop 1     |  1362924|  1530544| 1179 ~ 1324 |          -|          -|  1156|    no    |
        | + Loop 1.1  |        6|        6|            2|          -|          -|     3|    no    |
        | + Loop 1.2  |       31|       31|            6|          1|          1|    27|    yes   |
        | + CastLoop  |       96|       96|            3|          -|          -|    32|    no    |
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     31|       -|      -|    -|
|Expression       |        -|      -|       0|   1182|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      1|     386|    826|    0|
|Memory           |        7|      -|      64|      8|    0|
|Multiplexer      |        -|      -|       -|    969|    -|
|Register         |        0|      -|    1935|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|     32|    2385|   3017|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     14|       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+-----+
    |                           Instance                          |                      Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s_fu_1109  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s  |        1|      0|  319|  824|    0|
    |myproject_axi_mul_5s_16s_21_2_1_U9                           |myproject_axi_mul_5s_16s_21_2_1                  |        0|      1|   67|    2|    0|
    +-------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                        |                                                 |        1|      1|  386|  826|    0|
    +-------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-----------------------------------------+-------------------------------------+-----------+
    |                 Instance                |                Module               | Expression|
    +-----------------------------------------+-------------------------------------+-----------+
    |myproject_axi_mul_mul_6s_16s_21_3_1_U10  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U11  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U12  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U13  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U14  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U15  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U16  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U17  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U18  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U19  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U20  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U21  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U22  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U23  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U24  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U25  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U26  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U27  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U28  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U29  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U30  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U31  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U32  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U33  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U34  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U35  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U36  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U37  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U38  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U39  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U40  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    +-----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer_in_V_9_U  |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layecud  |        0|  32|   7|    0|    27|   16|     1|          432|
    |layer_out_i_U   |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeeOg  |        1|   0|   0|    0|    32|   16|     1|          512|
    |tmpdata_V_U     |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpddEe  |        0|  32|   1|    0|     3|   16|     1|           48|
    |w2_V_U          |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_w2_V     |        6|   0|   0|    0|    27|  191|     1|         5157|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                              |        7|  64|   8|    0|    89|  239|     4|         6149|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1956_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_10_V_fu_2016_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_11_V_fu_2022_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_12_V_fu_2028_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_13_V_fu_2034_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_14_V_fu_2040_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_15_V_fu_2046_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_16_V_fu_2052_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_17_V_fu_2058_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_18_V_fu_2064_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_19_V_fu_2070_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_1_V_fu_1962_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_20_V_fu_2076_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_21_V_fu_2082_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_22_V_fu_2088_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_23_V_fu_2094_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_24_V_fu_2100_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_25_V_fu_2106_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_26_V_fu_2112_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_27_V_fu_2118_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_28_V_fu_2124_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_29_V_fu_2130_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_1968_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_30_V_fu_2136_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_31_V_fu_1672_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_1974_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_1980_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_5_V_fu_1986_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_6_V_fu_1992_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_7_V_fu_1998_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_8_V_fu_2004_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_9_V_fu_2010_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln285_fu_2204_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln287_fu_2215_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln290_fu_2164_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln292_fu_2175_p2     |     +    |      0|  0|  39|          32|           1|
    |i1_fu_1136_p2            |     +    |      0|  0|  10|           2|           1|
    |i_fu_1124_p2             |     +    |      0|  0|  13|          11|           1|
    |i_ic_fu_2148_p2          |     +    |      0|  0|  15|           6|           1|
    |ir_fu_1231_p2            |     +    |      0|  0|  15|           5|           1|
    |and_ln255_5_fu_1213_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln255_6_fu_1219_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln255_fu_1207_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln245_fu_1118_p2    |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln247_fu_1130_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln255_7_fu_1161_p2  |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln255_8_fu_1181_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln255_9_fu_1201_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln255_fu_1151_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln266_fu_2142_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln277_fu_2159_p2    |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln281_fu_2199_p2    |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln336_fu_1225_p2    |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_623         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_634         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_781         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_839         |    or    |      0|  0|   2|           1|           1|
    |select_ln287_fu_2220_p3  |  select  |      0|  0|  32|           1|           2|
    |select_ln292_fu_2180_p3  |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|1182|         892|         578|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |acc_V_0_0_reg_1063                   |    9|          2|   16|         32|
    |acc_V_10_0_reg_933                   |    9|          2|   16|         32|
    |acc_V_11_0_reg_920                   |    9|          2|   16|         32|
    |acc_V_12_0_reg_907                   |    9|          2|   16|         32|
    |acc_V_13_0_reg_894                   |    9|          2|   16|         32|
    |acc_V_14_0_reg_881                   |    9|          2|   16|         32|
    |acc_V_15_0_reg_868                   |    9|          2|   16|         32|
    |acc_V_16_0_reg_855                   |    9|          2|   16|         32|
    |acc_V_17_0_reg_842                   |    9|          2|   16|         32|
    |acc_V_18_0_reg_829                   |    9|          2|   16|         32|
    |acc_V_19_0_reg_816                   |    9|          2|   16|         32|
    |acc_V_1_0_reg_1050                   |    9|          2|   16|         32|
    |acc_V_20_0_reg_803                   |    9|          2|   16|         32|
    |acc_V_21_0_reg_790                   |    9|          2|   16|         32|
    |acc_V_22_0_reg_777                   |    9|          2|   16|         32|
    |acc_V_23_0_reg_764                   |    9|          2|   16|         32|
    |acc_V_24_0_reg_751                   |    9|          2|   16|         32|
    |acc_V_25_0_reg_738                   |    9|          2|   16|         32|
    |acc_V_26_0_reg_725                   |    9|          2|   16|         32|
    |acc_V_27_0_reg_712                   |    9|          2|   16|         32|
    |acc_V_28_0_reg_699                   |    9|          2|   16|         32|
    |acc_V_29_0_reg_686                   |    9|          2|   16|         32|
    |acc_V_2_0_reg_1037                   |    9|          2|   16|         32|
    |acc_V_30_0_reg_673                   |    9|          2|   16|         32|
    |acc_V_31_0_reg_660                   |    9|          2|   16|         32|
    |acc_V_3_0_reg_1024                   |    9|          2|   16|         32|
    |acc_V_4_0_reg_1011                   |    9|          2|   16|         32|
    |acc_V_5_0_reg_998                    |    9|          2|   16|         32|
    |acc_V_6_0_reg_985                    |    9|          2|   16|         32|
    |acc_V_7_0_reg_972                    |    9|          2|   16|         32|
    |acc_V_8_0_reg_959                    |    9|          2|   16|         32|
    |acc_V_9_0_reg_946                    |    9|          2|   16|         32|
    |ap_NS_fsm                            |  133|         29|    1|         29|
    |ap_done                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5              |    9|          2|    1|          2|
    |ap_phi_mux_acc_V_31_0_phi_fu_665_p4  |    9|          2|   16|         32|
    |data_V_V_blk_n                       |    9|          2|    1|          2|
    |i1_0_i_reg_648                       |    9|          2|    2|          4|
    |i_0_i_reg_637                        |    9|          2|   11|         22|
    |i_ic_0_i_reg_1087                    |    9|          2|    6|         12|
    |in_index_reg_1076                    |    9|          2|    5|         10|
    |layer_in_V_9_address0                |   15|          3|    5|         15|
    |layer_in_V_9_ce0                     |   15|          3|    1|          3|
    |layer_in_V_9_we0                     |    9|          2|    1|          2|
    |layer_out_i_address0                 |   89|         18|    5|         90|
    |layer_out_i_address1                 |   85|         17|    5|         85|
    |layer_out_i_d0                       |   85|         17|   16|        272|
    |layer_out_i_d1                       |   85|         17|   16|        272|
    |pX_4                                 |    9|          2|   32|         64|
    |pY_4                                 |    9|          2|   32|         64|
    |real_start                           |    9|          2|    1|          2|
    |res_V_V_blk_n                        |    9|          2|    1|          2|
    |sX_4                                 |    9|          2|   32|         64|
    |storemerge_i_reg_1098                |    9|          2|   32|         64|
    |tmpdata_V_address0                   |   15|          3|    2|          6|
    |tmpdata_V_ce0                        |   15|          3|    1|          3|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  969|        206|  739|       2149|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_31_V_reg_3187                                                         |  16|   0|   16|          0|
    |acc_V_0_0_reg_1063                                                        |  16|   0|   16|          0|
    |acc_V_10_0_reg_933                                                        |  16|   0|   16|          0|
    |acc_V_11_0_reg_920                                                        |  16|   0|   16|          0|
    |acc_V_12_0_reg_907                                                        |  16|   0|   16|          0|
    |acc_V_13_0_reg_894                                                        |  16|   0|   16|          0|
    |acc_V_14_0_reg_881                                                        |  16|   0|   16|          0|
    |acc_V_15_0_reg_868                                                        |  16|   0|   16|          0|
    |acc_V_16_0_reg_855                                                        |  16|   0|   16|          0|
    |acc_V_17_0_reg_842                                                        |  16|   0|   16|          0|
    |acc_V_18_0_reg_829                                                        |  16|   0|   16|          0|
    |acc_V_19_0_reg_816                                                        |  16|   0|   16|          0|
    |acc_V_1_0_reg_1050                                                        |  16|   0|   16|          0|
    |acc_V_20_0_reg_803                                                        |  16|   0|   16|          0|
    |acc_V_21_0_reg_790                                                        |  16|   0|   16|          0|
    |acc_V_22_0_reg_777                                                        |  16|   0|   16|          0|
    |acc_V_23_0_reg_764                                                        |  16|   0|   16|          0|
    |acc_V_24_0_reg_751                                                        |  16|   0|   16|          0|
    |acc_V_25_0_reg_738                                                        |  16|   0|   16|          0|
    |acc_V_26_0_reg_725                                                        |  16|   0|   16|          0|
    |acc_V_27_0_reg_712                                                        |  16|   0|   16|          0|
    |acc_V_28_0_reg_699                                                        |  16|   0|   16|          0|
    |acc_V_29_0_reg_686                                                        |  16|   0|   16|          0|
    |acc_V_2_0_reg_1037                                                        |  16|   0|   16|          0|
    |acc_V_30_0_reg_673                                                        |  16|   0|   16|          0|
    |acc_V_31_0_reg_660                                                        |  16|   0|   16|          0|
    |acc_V_3_0_reg_1024                                                        |  16|   0|   16|          0|
    |acc_V_4_0_reg_1011                                                        |  16|   0|   16|          0|
    |acc_V_5_0_reg_998                                                         |  16|   0|   16|          0|
    |acc_V_6_0_reg_985                                                         |  16|   0|   16|          0|
    |acc_V_7_0_reg_972                                                         |  16|   0|   16|          0|
    |acc_V_8_0_reg_959                                                         |  16|   0|   16|          0|
    |acc_V_9_0_reg_946                                                         |  16|   0|   16|          0|
    |and_ln255_6_reg_2643                                                      |   1|   0|    1|          0|
    |ap_CS_fsm                                                                 |  28|   0|   28|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                   |   1|   0|    1|          0|
    |grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s_fu_1109_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_648                                                            |   2|   0|    2|          0|
    |i1_reg_2601                                                               |   2|   0|    2|          0|
    |i_0_i_reg_637                                                             |  11|   0|   11|          0|
    |i_ic_0_i_reg_1087                                                         |   6|   0|    6|          0|
    |i_ic_reg_3350                                                             |   6|   0|    6|          0|
    |i_reg_2593                                                                |  11|   0|   11|          0|
    |icmp_ln255_7_reg_2626                                                     |   1|   0|    1|          0|
    |icmp_ln255_reg_2616                                                       |   1|   0|    1|          0|
    |icmp_ln277_reg_3360                                                       |   1|   0|    1|          0|
    |icmp_ln336_reg_2647                                                       |   1|   0|    1|          0|
    |in_index_reg_1076                                                         |   5|   0|    5|          0|
    |layer_in_V_9_load_reg_2666                                                |  16|   0|   16|          0|
    |mul_ln1118_100_reg_3042                                                   |  21|   0|   21|          0|
    |mul_ln1118_101_reg_3047                                                   |  21|   0|   21|          0|
    |mul_ln1118_102_reg_3052                                                   |  21|   0|   21|          0|
    |mul_ln1118_103_reg_3057                                                   |  21|   0|   21|          0|
    |mul_ln1118_104_reg_3062                                                   |  21|   0|   21|          0|
    |mul_ln1118_105_reg_3067                                                   |  21|   0|   21|          0|
    |mul_ln1118_106_reg_3072                                                   |  21|   0|   21|          0|
    |mul_ln1118_107_reg_3077                                                   |  21|   0|   21|          0|
    |mul_ln1118_108_reg_3082                                                   |  21|   0|   21|          0|
    |mul_ln1118_109_reg_3087                                                   |  21|   0|   21|          0|
    |mul_ln1118_110_reg_3092                                                   |  21|   0|   21|          0|
    |mul_ln1118_111_reg_3097                                                   |  21|   0|   21|          0|
    |mul_ln1118_112_reg_3102                                                   |  21|   0|   21|          0|
    |mul_ln1118_113_reg_3107                                                   |  21|   0|   21|          0|
    |mul_ln1118_114_reg_3112                                                   |  21|   0|   21|          0|
    |mul_ln1118_115_reg_3117                                                   |  21|   0|   21|          0|
    |mul_ln1118_116_reg_3122                                                   |  21|   0|   21|          0|
    |mul_ln1118_117_reg_3127                                                   |  21|   0|   21|          0|
    |mul_ln1118_118_reg_3132                                                   |  21|   0|   21|          0|
    |mul_ln1118_119_reg_3137                                                   |  21|   0|   21|          0|
    |mul_ln1118_120_reg_3142                                                   |  21|   0|   21|          0|
    |mul_ln1118_121_reg_3147                                                   |  21|   0|   21|          0|
    |mul_ln1118_122_reg_3152                                                   |  21|   0|   21|          0|
    |mul_ln1118_123_reg_3157                                                   |  21|   0|   21|          0|
    |mul_ln1118_124_reg_3162                                                   |  21|   0|   21|          0|
    |mul_ln1118_125_reg_3167                                                   |  21|   0|   21|          0|
    |mul_ln1118_126_reg_3172                                                   |  21|   0|   21|          0|
    |mul_ln1118_127_reg_3177                                                   |  21|   0|   21|          0|
    |mul_ln1118_128_reg_3182                                                   |  21|   0|   21|          0|
    |mul_ln1118_99_reg_3037                                                    |  21|   0|   21|          0|
    |mul_ln1118_reg_3032                                                       |  21|   0|   21|          0|
    |pX_4                                                                      |  32|   0|   32|          0|
    |pX_4_load_reg_2637                                                        |  32|   0|   32|          0|
    |pY_4                                                                      |  32|   0|   32|          0|
    |pY_4_load_reg_2631                                                        |  32|   0|   32|          0|
    |res_pack_V_reg_3377                                                       |  16|   0|   16|          0|
    |sX_4                                                                      |  32|   0|   32|          0|
    |sX_4_load_reg_2611                                                        |  32|   0|   32|          0|
    |sY_4                                                                      |  32|   0|   32|          0|
    |sY_4_load_reg_2621                                                        |  32|   0|   32|          0|
    |select_ln287_reg_3372                                                     |  32|   0|   32|          0|
    |select_ln292_reg_3364                                                     |  32|   0|   32|          0|
    |start_once_reg                                                            |   1|   0|    1|          0|
    |storemerge_i_reg_1098                                                     |  32|   0|   32|          0|
    |tmp_100_reg_2696                                                          |   6|   0|    6|          0|
    |tmp_101_reg_2701                                                          |   6|   0|    6|          0|
    |tmp_102_reg_2706                                                          |   6|   0|    6|          0|
    |tmp_103_reg_2711                                                          |   6|   0|    6|          0|
    |tmp_104_reg_2716                                                          |   6|   0|    6|          0|
    |tmp_105_reg_2721                                                          |   6|   0|    6|          0|
    |tmp_106_reg_2726                                                          |   6|   0|    6|          0|
    |tmp_107_reg_2731                                                          |   6|   0|    6|          0|
    |tmp_108_reg_2736                                                          |   6|   0|    6|          0|
    |tmp_109_reg_2741                                                          |   6|   0|    6|          0|
    |tmp_110_reg_2746                                                          |   6|   0|    6|          0|
    |tmp_111_reg_2751                                                          |   6|   0|    6|          0|
    |tmp_112_reg_2756                                                          |   6|   0|    6|          0|
    |tmp_113_reg_2761                                                          |   6|   0|    6|          0|
    |tmp_114_reg_2766                                                          |   6|   0|    6|          0|
    |tmp_115_reg_2771                                                          |   6|   0|    6|          0|
    |tmp_116_reg_2776                                                          |   6|   0|    6|          0|
    |tmp_117_reg_2781                                                          |   6|   0|    6|          0|
    |tmp_118_reg_2786                                                          |   6|   0|    6|          0|
    |tmp_119_reg_2791                                                          |   6|   0|    6|          0|
    |tmp_120_reg_2796                                                          |   6|   0|    6|          0|
    |tmp_121_reg_2801                                                          |   6|   0|    6|          0|
    |tmp_122_reg_2806                                                          |   6|   0|    6|          0|
    |tmp_123_reg_2811                                                          |   6|   0|    6|          0|
    |tmp_124_reg_2816                                                          |   6|   0|    6|          0|
    |tmp_125_reg_2821                                                          |   6|   0|    6|          0|
    |tmp_126_reg_2826                                                          |   5|   0|    5|          0|
    |tmp_96_reg_2676                                                           |   6|   0|    6|          0|
    |tmp_97_reg_2681                                                           |   6|   0|    6|          0|
    |tmp_98_reg_2686                                                           |   6|   0|    6|          0|
    |tmp_99_reg_2691                                                           |   6|   0|    6|          0|
    |tmp_V_reg_2606                                                            |  16|   0|   16|          0|
    |trunc_ln344_reg_2671                                                      |   6|   0|    6|          0|
    |trunc_ln708_31_reg_3027                                                   |  16|   0|   16|          0|
    |icmp_ln336_reg_2647                                                       |  64|  32|    1|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |1935|  32| 1872|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+

