/*
 
  Department    : IC Design, FTDI SGP
  Author        : ElPrg
  History       : 25 April 2016 - Initial Version 

  Description   : This is the top module of Master FIFO bus  
*/

module ft601_x32_top

#
(
WIDTH_DATA   		= 32,
CNT_BE				= 4,

ADC_WIDTH_DATA		= 12
)

(


//FT601 Interface

input    				CLK		,
inout  [WIDTH_DATA-1:0] DATA	,
inout  [CNT_BE-1:0] 	BE		,
input  					RXF_N	,    // ACK_N
input  					TXE_N	,

output 					WR_N	,    // REQ_N
output 					SIWU_N	, //
output 					RD_N	,
output 					OE_N	,

// ADC Inteface
output							ADC_CLK,

input [ADC_WIDTH_DATA -1: 0]	ADC_D,
input 							ADC_CLK_OUT


);


wire HRST_N;
wire SRST_N;
wire MLTCN; 
wire STREN; 
wire ERDIS; 
wire R_OOB; 
wire W_OOB; 
wire WAKEUP_N;
 
assign MLTCN = '1; //multi_chanell mode ON
assign STREN = '1; // Streamtest
assign ERDIS = '0; //enable check stream
 
// Miscellaneous Interface 
wire [CNT_CHANNLS-1:0] debug_sig;
wire [CNT_CHANNLS-1:0] STRER;


mst_fifo_FT60x_ctrl 
// #
// (
// )

inst_mst_fifo_FT60x_ctrl 
(

//GPIO Control Signals INPUTS
	.HRST_N		, //Hard Reset
	.SRST_N		, //Soft Reset
	.MLTCN		, // 1: Multi Channel Mode		, 0: 245 Mode 
	.STREN		, // 1: Streaming Test		,     0: Loopback Test
	.ERDIS		, // 1: Disable received data sequence check  
	.R_OOB		, //Read Out-Of-Band – 245 Mode Once asserted to high while TXE_N being low		, the master writes 1 byte then stops writing regardless of the state of TXE_N until R_OOB negates
	.W_OOB		, //Write Out-Of-Band – 245 Mode Once asserted to high		, master reads and discards data as long as RXF_N is asserted. RXF_N may assert multiple times while W_OOB is asserted 
	.WAKEUP_N	, //Suspend/Remote Wakeup pin by default Low when USB is active		, high when USB is in suspend. Application can drive this pin low in in USB suspend to generate a remote wakeup signal to the USB host.

// FIFO Slave interface (Phy_Interface) 
//INPUTS
	.CLK		,
	.DATA		,
	.BE			,
	.RXF_N		,    // ACK_N
	.TXE_N		,
	
//Outputs
	.WR_N		,   // REQ_N
	.SIWU_N		, 	//
	.RD_N		,
	.OE_N		,
// Miscellaneous Interface 
.debug_sig,
.STRER

);

endmodule
