{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732626177131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732626177131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 21:02:57 2024 " "Processing started: Tue Nov 26 21:02:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732626177131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626177131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_char -c vga_char " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_char -c vga_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626177131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732626177363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732626177363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g1390/desktop/fpga/lab4/sim/tb_vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g1390/desktop/fpga/lab4/sim/tb_vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga_ctrl " "Found entity 1: tb_vga_ctrl" {  } { { "../sim/tb_vga_ctrl.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732626183926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626183926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g1390/desktop/fpga/lab4/sim/tb_vga_char.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g1390/desktop/fpga/lab4/sim/tb_vga_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga_char " "Found entity 1: tb_vga_char" {  } { { "../sim/tb_vga_char.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_char.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732626183927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626183927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/quartus_prj/ip_core/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732626183929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626183929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g1390/desktop/fpga/lab4/rtl/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g1390/desktop/fpga/lab4/rtl/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "../rtl/vga_pic.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/rtl/vga_pic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732626183930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626183930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g1390/desktop/fpga/lab4/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g1390/desktop/fpga/lab4/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga_ctrl.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/rtl/vga_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732626183931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626183931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g1390/desktop/fpga/lab4/rtl/vga_char.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g1390/desktop/fpga/lab4/rtl/vga_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_char " "Found entity 1: vga_char" {  } { { "../rtl/vga_char.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/rtl/vga_char.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732626183932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626183932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pix_x tb_vga_ctrl.v(81) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(81): created implicit net for \"pix_x\"" {  } { { "../sim/tb_vga_ctrl.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_ctrl.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732626183932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pix_y tb_vga_ctrl.v(82) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(82): created implicit net for \"pix_y\"" {  } { { "../sim/tb_vga_ctrl.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_ctrl.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732626183932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsync tb_vga_ctrl.v(83) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(83): created implicit net for \"hsync\"" {  } { { "../sim/tb_vga_ctrl.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_ctrl.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732626183932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vsync tb_vga_ctrl.v(84) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(84): created implicit net for \"vsync\"" {  } { { "../sim/tb_vga_ctrl.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_ctrl.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732626183932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rgb tb_vga_ctrl.v(85) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(85): created implicit net for \"rgb\"" {  } { { "../sim/tb_vga_ctrl.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_ctrl.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732626183932 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vga_ctrl_inst tb_vga_char.v(72) " "Verilog HDL error at tb_vga_char.v(72): object \"vga_ctrl_inst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../sim/tb_vga_char.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_char.v" 72 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732626183933 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vga_ctrl_inst tb_vga_char.v(73) " "Verilog HDL error at tb_vga_char.v(73): object \"vga_ctrl_inst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../sim/tb_vga_char.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_char.v" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732626183933 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vga_ctrl_inst tb_vga_char.v(74) " "Verilog HDL error at tb_vga_char.v(74): object \"vga_ctrl_inst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../sim/tb_vga_char.v" "" { Text "C:/Users/g1390/Desktop/FPGA/lab4/sim/tb_vga_char.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732626183933 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732626183997 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 26 21:03:03 2024 " "Processing ended: Tue Nov 26 21:03:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732626183997 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732626183997 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732626183997 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626183997 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732626184617 ""}
