Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr 16 14:48:13 2022
| Host         : MOATY-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.955        0.000                      0                   67        0.263        0.000                      0                   67        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.955        0.000                      0                   67        0.263        0.000                      0                   67        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/trig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 2.443ns (48.264%)  route 2.619ns (51.736%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.154    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  seg_view_controller0/SYNC_PROC.count_reg[5]/Q
                         net (fo=2, routed)           0.832     6.442    seg_view_controller0/SYNC_PROC.count_reg[5]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.098 r  seg_view_controller0/trig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.098    seg_view_controller0/trig_reg_i_12_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  seg_view_controller0/trig_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.212    seg_view_controller0/trig_reg_i_13_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  seg_view_controller0/trig_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.326    seg_view_controller0/trig_reg_i_14_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  seg_view_controller0/trig_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.440    seg_view_controller0/trig_reg_i_15_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  seg_view_controller0/trig_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.554    seg_view_controller0/trig_reg_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  seg_view_controller0/trig_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.668    seg_view_controller0/trig_reg_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 f  seg_view_controller0/trig_reg_i_10/O[1]
                         net (fo=1, routed)           0.837     8.839    seg_view_controller0/trig_reg_i_10_n_6
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.303     9.142 r  seg_view_controller0/trig_i_3/O
                         net (fo=1, routed)           0.950    10.092    seg_view_controller0/trig_i_3_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  seg_view_controller0/trig_i_1/O
                         net (fo=1, routed)           0.000    10.216    seg_view_controller0/trig_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    14.855    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.077    15.171    seg_view_controller0/trig_reg
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.723%)  route 1.854ns (74.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.154    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.458     6.130    seg_view_controller0/trig
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     6.254 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.396     7.650    seg_view_controller0/count
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.508    14.849    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    seg_view_controller0/SYNC_PROC.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.723%)  route 1.854ns (74.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.154    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.458     6.130    seg_view_controller0/trig
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     6.254 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.396     7.650    seg_view_controller0/count
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.508    14.849    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.723%)  route 1.854ns (74.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.154    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.458     6.130    seg_view_controller0/trig
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     6.254 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.396     7.650    seg_view_controller0/count
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.508    14.849    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    seg_view_controller0/SYNC_PROC.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.723%)  route 1.854ns (74.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.154    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.458     6.130    seg_view_controller0/trig
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     6.254 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.396     7.650    seg_view_controller0/count
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.508    14.849    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.642ns (27.274%)  route 1.712ns (72.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.154    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.458     6.130    seg_view_controller0/trig
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     6.254 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.254     7.508    seg_view_controller0/count
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    seg_view_controller0/SYNC_PROC.count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.642ns (27.274%)  route 1.712ns (72.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.154    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.458     6.130    seg_view_controller0/trig
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     6.254 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.254     7.508    seg_view_controller0/count
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    seg_view_controller0/SYNC_PROC.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.642ns (27.274%)  route 1.712ns (72.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.154    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.458     6.130    seg_view_controller0/trig
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     6.254 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.254     7.508    seg_view_controller0/count
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.642ns (27.274%)  route 1.712ns (72.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.154    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.458     6.130    seg_view_controller0/trig
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     6.254 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.254     7.508    seg_view_controller0/count
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    seg_view_controller0/SYNC_PROC.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 2.148ns (77.302%)  route 0.631ns (22.698%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     5.155    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  seg_view_controller0/SYNC_PROC.count_reg[1]/Q
                         net (fo=2, routed)           0.631     6.242    seg_view_controller0/SYNC_PROC.count_reg[1]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.916 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.916    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.258    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.600    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.934 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.934    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_6
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.508    14.849    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.475    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seg_view_controller0/SYNC_PROC.count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.735    seg_view_controller0/SYNC_PROC.count_reg[3]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.843    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_4
    SLICE_X1Y12          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.989    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    seg_view_controller0/SYNC_PROC.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.474    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  seg_view_controller0/SYNC_PROC.count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.734    seg_view_controller0/SYNC_PROC.count_reg[11]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_4
    SLICE_X1Y14          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.988    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    seg_view_controller0/SYNC_PROC.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.473    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  seg_view_controller0/SYNC_PROC.count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.733    seg_view_controller0/SYNC_PROC.count_reg[19]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    seg_view_controller0/SYNC_PROC.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg_view_controller0/SYNC_PROC.count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.731    seg_view_controller0/SYNC_PROC.count_reg[27]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.984    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    seg_view_controller0/SYNC_PROC.count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.470    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  seg_view_controller0/SYNC_PROC.count_reg[31]/Q
                         net (fo=2, routed)           0.119     1.730    seg_view_controller0/SYNC_PROC.count_reg[31]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.474    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  seg_view_controller0/SYNC_PROC.count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.734    seg_view_controller0/SYNC_PROC.count_reg[7]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_4
    SLICE_X1Y13          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.988    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    seg_view_controller0/SYNC_PROC.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.474    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  seg_view_controller0/SYNC_PROC.count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.734    seg_view_controller0/SYNC_PROC.count_reg[15]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_4
    SLICE_X1Y15          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.860     1.987    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    seg_view_controller0/SYNC_PROC.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  seg_view_controller0/SYNC_PROC.count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.732    seg_view_controller0/SYNC_PROC.count_reg[23]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.985    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    seg_view_controller0/SYNC_PROC.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_view_controller0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.475    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seg_view_controller0/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.168     1.784    seg_view_controller0/state[0]
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  seg_view_controller0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    seg_view_controller0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.989    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091     1.566    seg_view_controller0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.475    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seg_view_controller0/SYNC_PROC.count_reg[2]/Q
                         net (fo=2, routed)           0.120     1.737    seg_view_controller0/SYNC_PROC.count_reg[2]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.848    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_5
    SLICE_X1Y12          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.989    seg_view_controller0/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    seg_view_controller0/SYNC_PROC.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    seg_view_controller0/SYNC_PROC.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    seg_view_controller0/SYNC_PROC.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    seg_view_controller0/SYNC_PROC.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    seg_view_controller0/SYNC_PROC.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    seg_view_controller0/SYNC_PROC.count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    seg_view_controller0/SYNC_PROC.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    seg_view_controller0/SYNC_PROC.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    seg_view_controller0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    seg_view_controller0/SYNC_PROC.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    seg_view_controller0/SYNC_PROC.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    seg_view_controller0/SYNC_PROC.count_reg[11]/C



