Determining the location of the ModelSim executable...

Using: C:\Software\ModelSim\win64

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off lab3 -c lab3 --vector_source="S:/Desktop/CPET_233/Lab3/lab3.vwf" --testbench_file="S:/Desktop/CPET_233/Lab3/simulation/qsim/lab3.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Sep 09 08:48:39 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off lab3 -c lab3 --vector_source=S:/Desktop/CPET_233/Lab3/lab3.vwf --testbench_file=S:/Desktop/CPET_233/Lab3/simulation/qsim/lab3.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="S:/Desktop/CPET_233/Lab3/simulation/qsim/" lab3 -c lab3

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Sep 09 08:48:41 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=S:/Desktop/CPET_233/Lab3/simulation/qsim/ lab3 -c lab3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file lab3.vho in folder "S:/Desktop/CPET_233/Lab3/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Tue Sep 09 08:48:43 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

S:/Desktop/CPET_233/Lab3/simulation/qsim/lab3.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/Software/ModelSim/win64/vsim -c -do lab3.do

Reading C:/Software/ModelSim/tcl/vsim/pref.tcl

# 2019.2

# do lab3.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 08:48:43 on Sep 09,2025
# vcom -work work lab3.vho 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity lab3
# -- Compiling architecture structure of lab3

# End time: 08:48:44 on Sep 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 08:48:44 on Sep 09,2025
# vcom -work work lab3.vwf.vht 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab3_vhd_vec_tst
# -- Compiling architecture lab3_arch of lab3_vhd_vec_tst

# End time: 08:48:44 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L sgate -L altera_lnsim -voptargs="+acc" work.lab3_vhd_vec_tst 
# Start time: 08:48:44 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab3_vhd_vec_tst(lab3_arch)#1
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.lab3(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)#1
# Loading cyclonev.cyclonev_io_ibuf(arch)#1
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#1
# after#33

# End time: 08:48:46 on Sep 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading S:/Desktop/CPET_233/Lab3/lab3.vwf...

Reading S:/Desktop/CPET_233/Lab3/simulation/qsim/lab3.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to S:/Desktop/CPET_233/Lab3/simulation/qsim/lab3_20250909084846.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.