Source Block: hdl/library/axi_dmac/dest_axi_mm.v@108:118@HdlStmAssign
wire data_req_valid;
wire data_req_ready;

wire address_enabled;
wire data_enabled;
assign sync_id_ret = sync_id;

splitter #(
	.C_NUM_M(2)
) i_req_splitter (
	.clk(m_axi_aclk),

Diff Content:
+ 113 wire _fifo_ready;
+ 113 assign fifo_ready = _fifo_ready | ~enabled;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/dest_axi_mm.v@107:117
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

wire address_enabled;
wire data_enabled;
assign sync_id_ret = sync_id;

splitter #(
	.C_NUM_M(2)
) i_req_splitter (

Clone Blocks 2:
hdl/library/axi_dmac/src_axi_mm.v@98:108
wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

assign sync_id_ret = sync_id;
assign response_id = data_id;

splitter #(
	.C_NUM_M(2)
) i_req_splitter (

Clone Blocks 3:
hdl/library/axi_dmac/src_axi_mm.v@99:109
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

assign sync_id_ret = sync_id;
assign response_id = data_id;

splitter #(
	.C_NUM_M(2)
) i_req_splitter (
	.clk(m_axi_aclk),

Clone Blocks 4:
hdl/library/axi_dmac/dest_axi_mm.v@106:116
wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

wire address_enabled;
wire data_enabled;
assign sync_id_ret = sync_id;

splitter #(
	.C_NUM_M(2)

