# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/Guardar.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TestSave.
# $root top modules: ALUv2 test_ALU TestSave.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU.
# $root top modules: ALUv2 test_ALU TestSave.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/FSM.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: text_FSM.
# $root top modules: ALUv2 test_ALU TestSave text_FSM.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2570 FSM.v : (40, 5): Undefined port: state.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 62): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave MAIN.
# $root top modules: ALUv2 test_ALU TestSave text_FSM MAIN.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 MAIN.v : (99, 10): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 MAIN.v : (99, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+test_main test_main
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "na" from module "test_main" (module not found).
# ELAB2: Last instance before error: /test_main
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+test_main test_main
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "na" from module "test_main" (module not found).
# ELAB2: Last instance before error: /test_main
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+test_main test_main
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "S" from module "test_main" (module not found).
# ELAB2: Last instance before error: /test_main
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+test_main test_main
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: MAIN.v (44): Length of connection (1) does not match the length of port "res" (16) on instance "/test_main/my_main/theALU".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.1 [s]
# SLP: 0 primitives and 9 (100.00%) other processes in SLP
# SLP: 55 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4692 kB (elbread=427 elab2=4131 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:36 PM, Monday, November 7, 2022
#  Simulation has been initialized
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 9 (100.00%) other processes in SLP
# SLP: 55 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4692 kB (elbread=427 elab2=4131 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:37 PM, Monday, November 7, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: MAIN.v (44): Length of connection (1) does not match the length of port "res" (16) on instance "/test_main/my_main/theALU".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 9 (100.00%) other processes in SLP
# SLP: 55 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4693 kB (elbread=427 elab2=4131 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:37 PM, Monday, November 7, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MAIN.v (98): $finish called.
# KERNEL: Time: 296 ns,  Iteration: 0,  Instance: /test_main,  Process: @INITIAL#60_13@.
# KERNEL: stopped at time: 296 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 MAIN.v : (66, 13): Syntax error. Unexpected token: always[_ALWAYS].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: MAIN.v (44): Length of connection (1) does not match the length of port "res" (16) on instance "/test_main/my_main/theALU".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 9 (100.00%) other processes in SLP
# SLP: 55 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4693 kB (elbread=427 elab2=4131 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:43 PM, Monday, November 7, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: MAIN.v (44): Length of connection (1) does not match the length of port "res" (16) on instance "/test_main/my_main/theALU".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 55 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4693 kB (elbread=427 elab2=4131 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:44 PM, Monday, November 7, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MAIN.v (101): $finish called.
# KERNEL: Time: 296 ns,  Iteration: 0,  Instance: /test_main,  Process: @INITIAL#67_14@.
# KERNEL: stopped at time: 296 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_main test_main
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 55 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4693 kB (elbread=427 elab2=4131 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:45 PM, Monday, November 7, 2022
#  Simulation has been initialized
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MAIN.v (101): $finish called.
# KERNEL: Time: 296 ns,  Iteration: 0,  Instance: /test_main,  Process: @INITIAL#67_14@.
# KERNEL: stopped at time: 296 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (44, 66): Implicit net declaration, symbol res has not been declared in module MAIN.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: MAIN.v (44): Length of connection (1) does not match the length of port "res" (16) on instance "/test_main/my_main/theALU".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 55 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4689 kB (elbread=427 elab2=4127 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:46 PM, Monday, November 7, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MAIN.v (101): $finish called.
# KERNEL: Time: 296 ns,  Iteration: 0,  Instance: /test_main,  Process: @INITIAL#67_2@.
# KERNEL: stopped at time: 296 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 54 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4689 kB (elbread=427 elab2=4127 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:47 PM, Monday, November 7, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 54 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4689 kB (elbread=427 elab2=4127 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:47 PM, Monday, November 7, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MAIN.v (101): $finish called.
# KERNEL: Time: 296 ns,  Iteration: 0,  Instance: /test_main,  Process: @INITIAL#67_2@.
# KERNEL: stopped at time: 296 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 54 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4688 kB (elbread=427 elab2=4126 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:49 PM, Monday, November 7, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MAIN.v (98): $finish called.
# KERNEL: Time: 271 ns,  Iteration: 0,  Instance: /test_main,  Process: @INITIAL#67_2@.
# KERNEL: stopped at time: 271 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/ALU.v $dsn/src/FSM.v $dsn/src/Guardar.v $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU text_FSM TestSave test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 54 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4688 kB (elbread=427 elab2=4126 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  6:52 PM, Monday, November 7, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/A