/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for SerDes_SS
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file SerDes_SS.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for SerDes_SS
 *
 * CMSIS Peripheral Access Layer for SerDes_SS
 */

#if !defined(SerDes_SS_H_)
#define SerDes_SS_H_                             /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- SerDes_SS Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SerDes_SS_Peripheral_Access_Layer SerDes_SS Peripheral Access Layer
 * @{
 */

/** SerDes_SS - Register Layout Typedef */
typedef struct {
  __IO uint32_t PCIE_PHY_GEN_CTRL;                 /**< PCIe PHY General Control, offset: 0x0 */
  __IO uint32_t PCIE_PHY_LPBK_CTRL;                /**< PCIe PHY Loopback Control, offset: 0x4 */
  __IO uint32_t PCIE_PHY_SRAM_CSR;                 /**< PCIe PHY SRAM Control And Status, offset: 0x8 */
  __IO uint32_t PCIE_PHY_PM_CTRL;                  /**< PCIe PHY power management control, offset: 0xC */
  __IO uint32_t PCIE_PHY_MPLLA_CTRL;               /**< PCIe PHY MPLLA Control, offset: 0x10 */
  __IO uint32_t PCIE_PHY_MPLLB_CTRL;               /**< PCIe PHY MPLLB Control, offset: 0x14 */
  __IO uint32_t PCIE_PHY_EXT_CTRL_SEL;             /**< PCIe PHY Setting External Control, offset: 0x18 */
  __IO uint32_t PCIE_PHY_EXT_BS_CTRL;              /**< PCIe PHY Boundary Scan Control, offset: 0x1C */
  __IO uint32_t PCIE_PHY_REF_CLK_CTRL;             /**< PCIe Reference Clock Control, offset: 0x20 */
       uint8_t RESERVED_0[12];
  __IO uint32_t PCIE_PHY_EXT_MPLLA_CTRL_1;         /**< PCIe PHY MPLLA Control 1, offset: 0x30 */
  __IO uint32_t PCIE_PHY_EXT_MPLLA_CTRL_2;         /**< PCIe PHY MPLLA Control 2, offset: 0x34 */
  __IO uint32_t PCIE_PHY_EXT_MPLLA_CTRL_3;         /**< PCIe PHY MPLLA Control 3, offset: 0x38 */
       uint8_t RESERVED_1[4];
  __IO uint32_t PCIE_PHY_EXT_MPLLB_CTRL_1;         /**< PCIe PHY MPLLB Control 1, offset: 0x40 */
  __IO uint32_t PCIE_PHY_EXT_MPLLB_CTRL_2;         /**< PCIe PHY MPLLB Control 2, offset: 0x44 */
  __IO uint32_t PCIE_PHY_EXT_MPLLB_CTRL_3;         /**< PCIe PHY MPLLB Control 3, offset: 0x48 */
       uint8_t RESERVED_2[4];
  __IO uint32_t PCIE_PHY_EXT_RX_EQ_CTRL_1A;        /**< PCIe PHY RX Equalization Control 1 For Gen1 Speed, offset: 0x50 */
  __IO uint32_t PCIE_PHY_EXT_RX_EQ_CTRL_1B;        /**< PCIe PHY RX Equalization Control 2 For Gen1 Speed, offset: 0x54 */
  __IO uint32_t PCIE_PHY_EXT_RX_EQ_CTRL_1C;        /**< PCIe PHY RX Equalization Control 3 For Gen1 Speed, offset: 0x58 */
       uint8_t RESERVED_3[4];
  __IO uint32_t PCIE_PHY_EXT_RX_EQ_CTRL_2A;        /**< PCIe PHY RX Equalization Control 1 For Gen2 Speed, offset: 0x60 */
  __IO uint32_t PCIE_PHY_EXT_RX_EQ_CTRL_2B;        /**< PCIe PHY RX Equalization Control 2 For Gen2 Speed, offset: 0x64 */
  __IO uint32_t PCIE_PHY_EXT_RX_EQ_CTRL_2C;        /**< PCIe PHY RX Equalization Control 3 For Gen2 Speed, offset: 0x68 */
       uint8_t RESERVED_4[4];
  __IO uint32_t PCIE_PHY_EXT_RX_EQ_CTRL_3A;        /**< PCIe PHY RX Equalization Control 1 For Gen3 Speed, offset: 0x70 */
  __IO uint32_t PCIE_PHY_EXT_RX_EQ_CTRL_3B;        /**< PCIe PHY RX Equalization Control 2 For Gen3 Speed, offset: 0x74 */
  __IO uint32_t PCIE_PHY_EXT_RX_EQ_CTRL_3C;        /**< PCIe PHY RX Equalization Control 3 For Gen3 Speed, offset: 0x78 */
       uint8_t RESERVED_5[20];
  __IO uint32_t PCIE_PHY_EXT_CALI_CTRL_1;          /**< PCIe PHY Calibration Control For Gen1 Speed, offset: 0x90 */
  __IO uint32_t PCIE_PHY_EXT_CALI_CTRL_2;          /**< PCIe PHY Calibration Control For Gen2 Speed, offset: 0x94 */
  __IO uint32_t PCIE_PHY_EXT_CALI_CTRL_3;          /**< PCIe PHY Calibration Control For Gen3 Speed, offset: 0x98 */
       uint8_t RESERVED_6[4];
  __IO uint32_t PCIE_PHY_EXT_MISC_CTRL_1;          /**< PCIe PHY Miscellaneous Control 1, offset: 0xA0 */
  __IO uint32_t PCIE_PHY_EXT_MISC_CTRL_2;          /**< PCIe PHY Miscellaneous Control 2, offset: 0xA4 */
       uint8_t RESERVED_7[8];
  __IO uint32_t PCIE_PHY_EXT_TX_EQ_CTRL_1;         /**< PCIe PHY TX Equalization Control For Gen1 Speed, offset: 0xB0 */
  __IO uint32_t PCIE_PHY_EXT_TX_EQ_CTRL_2;         /**< PCIe PHY TX Equalization Control For Gen2 Speed, offset: 0xB4 */
  __IO uint32_t PCIE_PHY_EXT_TX_EQ_CTRL_3;         /**< PCIe PHY TX Equalization Control For Gen3 Speed, offset: 0xB8 */
       uint8_t RESERVED_8[36];
  __I  uint32_t SS_RO_REG_0;                       /**< Subsystem Read-Only Register 0, offset: 0xE0 */
       uint8_t RESERVED_9[4];
  __I  uint32_t SS_RO_REG_2;                       /**< Subsystem Read-Only Register 2, offset: 0xE8 */
  __I  uint32_t SS_RO_REG_3;                       /**< Subsystem Read-Only Register 3, offset: 0xEC */
  __IO uint32_t SS_RW_REG_0;                       /**< Subsystem Read/Write Register 0, offset: 0xF0 */
  __IO uint32_t SS_RW_REG_1;                       /**< Subsystem Read/Write Register 1, offset: 0xF4 */
  __IO uint32_t SS_RW_REG_2;                       /**< Subsystem Read/Write Register 2, offset: 0xF8 */
  __IO uint32_t SS_RW_REG_3;                       /**< Subsystem Read/Write Register 3, offset: 0xFC */
  __IO uint32_t SS_RW_REG_4;                       /**< Subsystem Read/Write Register 4, offset: 0x100 */
  __IO uint32_t SS_RW_REG_5;                       /**< Subsystem Read/Write Register 5, offset: 0x104 */
       uint8_t RESERVED_10[3832];
  __I  uint32_t PCIE_SUBSYSTEM_VERSION;            /**< PCIe Subsystem Version, offset: 0x1000 */
  __IO uint32_t PE0_CLKREQ_CTRL;                   /**< PCIe Controller Clock Request Override, offset: 0x1004 */
  __IO uint32_t PE0_LUT_ACSCTRL;                   /**< LUT access Control, offset: 0x1008 */
  __IO uint32_t PE0_LUT_DATA1;                     /**< LUT Data1 register, offset: 0x100C */
  __IO uint32_t PE0_LUT_DATA2;                     /**< LUT Data2 register, offset: 0x1010 */
  __IO uint32_t PE0_LUT_INT_STS;                   /**< LUT Interrupt Status, offset: 0x1014 */
  __IO uint32_t PE0_LUT_INT_CTRL;                  /**< LUT Interrupt Control, offset: 0x1018 */
  __I  uint32_t PE0_LUT_CREQID;                    /**< LUT Request ID Register, offset: 0x101C */
  __IO uint32_t FLR_CTRL_STS;                      /**< Function Level Reset (FLR) Control and Status Register, offset: 0x1020 */
       uint8_t RESERVED_11[28];
  __IO uint32_t LINK_INT_CTRL_STS;                 /**< Link Interrupt Control And Status, offset: 0x1040 */
       uint8_t RESERVED_12[12];
  __IO uint32_t PE0_GEN_CTRL_1;                    /**< PCIe Controller 0 General Control 1, offset: 0x1050 */
  __IO uint32_t PE0_GEN_CTRL_2;                    /**< PCIe Controller 0 General Control 2, offset: 0x1054 */
  __IO uint32_t PE0_GEN_CTRL_3;                    /**< PCIe Controller 0 General Control 3, offset: 0x1058 */
  __IO uint32_t PE0_GEN_CTRL_4;                    /**< PCIe Controller 0 General Control 4, offset: 0x105C */
  __IO uint32_t PE0_PM_CTRL;                       /**< PCIe Controller 0 PM Control, offset: 0x1060 */
  __I  uint32_t PE0_PM_STS;                        /**< PCIe Controller 0 PM Status, offset: 0x1064 */
  __IO uint32_t PE0_TX_LTR_MSG_LATENCY;            /**< PCIe Controller LTR message latency, offset: 0x1068 */
  __IO uint32_t PE0_TX_LTR_MSG_FUNC_NUM;           /**< Function number that is requesting to send an LTR message., offset: 0x106C */
  __IO uint32_t PE0_TX_MSG_HDR_1;                  /**< PCIe Controller 0 Transmit Message Header 1, offset: 0x1070 */
  __IO uint32_t PE0_TX_MSG_HDR_2;                  /**< PCIe Controller 0 Transmit Message Header 2, offset: 0x1074 */
  __IO uint32_t PE0_TX_MSG_HDR_3;                  /**< PCIe Controller 0 Transmit Message Header 3, offset: 0x1078 */
  __IO uint32_t PE0_TX_MSG_HDR_4;                  /**< PCIe controller 0 transmit message header 4, offset: 0x107C */
  __IO uint32_t PE0_TX_MSG_REQ;                    /**< PCIe Controller 0 Transmit Message Request, offset: 0x1080 */
  __I  uint32_t PE0_RX_SLOT_PWR_PAYLD;             /**< DW data of Set_Slot_Power_Limit message, offset: 0x1084 */
  __I  uint32_t PE0_RX_CURR_LTR_LATENCY;           /**< Current LTR values, offset: 0x1088 */
       uint8_t RESERVED_13[4];
  __I  uint32_t PE0_RX_MSG_HDR_1;                  /**< PCIe Controller 0 Receive Message Header 1, offset: 0x1090 */
  __I  uint32_t PE0_RX_MSG_HDR_2;                  /**< PCIe Controller 0 Receive Message Header 2, offset: 0x1094 */
  __I  uint32_t PE0_RX_MSG_HDR_3;                  /**< PCIe Controller 0 Receive Message Header 3, offset: 0x1098 */
  __I  uint32_t PE0_RX_MSG_HDR_4;                  /**< PCIe Controller 0 Receive Message Header 4, offset: 0x109C */
  __IO uint32_t PE0_RX_MSG_STS;                    /**< PCIe Controller 0 Receive Message Status, offset: 0x10A0 */
  __IO uint32_t PE0_RX_MSG_CAP_CTRL;               /**< PCIe Controller 0 Receive Message Capture Control, offset: 0x10A4 */
  __IO uint32_t PE0_RX_MSG_INT_CTRL;               /**< PCIe Controller 0 Receive Message Interrupt Control, offset: 0x10A8 */
       uint8_t RESERVED_14[4];
  __I  uint32_t PE0_LINK_DBG_1;                    /**< PCIe Controller 0 Link Debug 1, offset: 0x10B0 */
  __I  uint32_t PE0_LINK_DBG_2;                    /**< PCIe Controller 0 Link Debug 2, offset: 0x10B4 */
       uint8_t RESERVED_15[8];
  __I  uint32_t PE0_AXI_MSTR_DBG_1;                /**< PCIe Controller 0 AXI Master Debug 1, offset: 0x10C0 */
  __I  uint32_t PE0_AXI_MSTR_DBG_2;                /**< PCIe Controller 0 AXI Master Debug 2, offset: 0x10C4 */
       uint8_t RESERVED_16[8];
  __I  uint32_t PE0_AXI_SLV_DBG_1;                 /**< PCIe Controller 0 AXI Slave Debug 1, offset: 0x10D0 */
  __I  uint32_t PE0_AXI_SLV_DBG_2;                 /**< PCIe Controller 0 AXI Slave Debug 2, offset: 0x10D4 */
       uint8_t RESERVED_17[8];
  __IO uint32_t PE0_ERR_STS;                       /**< PCIe Controller 0 Error Status, offset: 0x10E0 */
  __IO uint32_t PE0_ERR_INT_CTRL;                  /**< PCIe Controller 0 Error Interrupt Control, offset: 0x10E4 */
  __IO uint32_t PE0_INT_STS;                       /**< PCIe Controller 0 Interrupt Status, offset: 0x10E8 */
  __IO uint32_t PE0_MSI_GEN_CTRL;                  /**< PCIe Controller 0 MSI Generation Control, offset: 0x10EC */
  __IO uint32_t PE0_FSM_TRACK_1;                   /**< PCIe Controller 0 FSM Track 1, offset: 0x10F0 */
  __I  uint32_t PE0_FSM_TRACK_2;                   /**< PCIe Controller 0 FSM Track 2, offset: 0x10F4 */
       uint8_t RESERVED_18[7944];
  __IO uint32_t APB_BRIDGE_TO_CTRL;                /**< APB Bridge Timeout Control, offset: 0x3000 */
       uint8_t RESERVED_19[4];
  __IO uint32_t PHY_REG_ADDR;                      /**< PHY Register Address, offset: 0x3008 */
  __IO uint32_t PHY_REG_DATA;                      /**< PHY Register Data, offset: 0x300C */
  __IO uint32_t RST_CTRL;                          /**< Reset Control, offset: 0x3010 */
} SerDes_SS_Type;

/* ----------------------------------------------------------------------------
   -- SerDes_SS Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SerDes_SS_Register_Masks SerDes_SS Register Masks
 * @{
 */

/*! @name PCIE_PHY_GEN_CTRL - PCIe PHY General Control */
/*! @{ */

#define SerDes_SS_PCIE_PHY_GEN_CTRL_EXT_PCLK_REQ_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_GEN_CTRL_EXT_PCLK_REQ_SHIFT (0U)
/*! EXT_PCLK_REQ - pipeP_pclk Required By External Logic
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_GEN_CTRL_EXT_PCLK_REQ(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_GEN_CTRL_EXT_PCLK_REQ_SHIFT)) & SerDes_SS_PCIE_PHY_GEN_CTRL_EXT_PCLK_REQ_MASK)

#define SerDes_SS_PCIE_PHY_GEN_CTRL_CR_PARA_CLK_DIV2_EN_MASK (0x4U)
#define SerDes_SS_PCIE_PHY_GEN_CTRL_CR_PARA_CLK_DIV2_EN_SHIFT (2U)
/*! CR_PARA_CLK_DIV2_EN - CR Parallel Clock Divider Control
 *  0b0..Same as PHY ref_dig_fr_clk
 *  0b1..Half of ref_dig_fr_clk
 */
#define SerDes_SS_PCIE_PHY_GEN_CTRL_CR_PARA_CLK_DIV2_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_GEN_CTRL_CR_PARA_CLK_DIV2_EN_SHIFT)) & SerDes_SS_PCIE_PHY_GEN_CTRL_CR_PARA_CLK_DIV2_EN_MASK)

#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX_SRIS_MODE_MASK (0x200U)
#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX_SRIS_MODE_SHIFT (9U)
/*! RX_SRIS_MODE - SRIS Enable, As Defined In PCIe ECN
 *  0b0..Disables
 *  0b1..Enables
 */
#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX_SRIS_MODE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_GEN_CTRL_RX_SRIS_MODE_SHIFT)) & SerDes_SS_PCIE_PHY_GEN_CTRL_RX_SRIS_MODE_MASK)

#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_TERM_ACDC_MASK (0x400U)
#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_TERM_ACDC_SHIFT (10U)
/*! RX0_TERM_ACDC - Receiver Termination Control For Rx0
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_TERM_ACDC(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_TERM_ACDC_SHIFT)) & SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_TERM_ACDC_MASK)

#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_125MHZ_CLK_EN_MASK (0x4000U)
#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_125MHZ_CLK_EN_SHIFT (14U)
/*! RX0_125MHZ_CLK_EN - Enable signal for 125MHz clock
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_125MHZ_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_125MHZ_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_125MHZ_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_DIV16P5_CLK_EN_MASK (0x8000U)
#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_DIV16P5_CLK_EN_SHIFT (15U)
/*! RX0_DIV16P5_CLK_EN - Enable signal for div 16.5 clock
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_DIV16P5_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_DIV16P5_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_GEN_CTRL_RX0_DIV16P5_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_GEN_CTRL_REF_REPEAT_CLK_EN_MASK (0x10000U)
#define SerDes_SS_PCIE_PHY_GEN_CTRL_REF_REPEAT_CLK_EN_SHIFT (16U)
/*! REF_REPEAT_CLK_EN - Repeat Reference Clock Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_GEN_CTRL_REF_REPEAT_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_GEN_CTRL_REF_REPEAT_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_GEN_CTRL_REF_REPEAT_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_GEN_CTRL_REF_USE_PAD_MASK (0x20000U)
#define SerDes_SS_PCIE_PHY_GEN_CTRL_REF_USE_PAD_SHIFT (17U)
/*! REF_USE_PAD - Reference Is From External Pad
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_GEN_CTRL_REF_USE_PAD(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_GEN_CTRL_REF_USE_PAD_SHIFT)) & SerDes_SS_PCIE_PHY_GEN_CTRL_REF_USE_PAD_MASK)
/*! @} */

/*! @name PCIE_PHY_LPBK_CTRL - PCIe PHY Loopback Control */
/*! @{ */

#define SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_TX2RX_LOOPBK_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_TX2RX_LOOPBK_SHIFT (0U)
/*! LANE0_TX2RX_LOOPBK - Lane0 Analog Serial Loopback Control
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_TX2RX_LOOPBK(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_TX2RX_LOOPBK_SHIFT)) & SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_TX2RX_LOOPBK_MASK)

#define SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_RX2TX_PAR_LB_EN_MASK (0x2U)
#define SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_RX2TX_PAR_LB_EN_SHIFT (1U)
/*! LANE0_RX2TX_PAR_LB_EN - Lane0 Parallel (RX to TX) Loopback Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_RX2TX_PAR_LB_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_RX2TX_PAR_LB_EN_SHIFT)) & SerDes_SS_PCIE_PHY_LPBK_CTRL_LANE0_RX2TX_PAR_LB_EN_MASK)
/*! @} */

/*! @name PCIE_PHY_SRAM_CSR - PCIe PHY SRAM Control And Status */
/*! @{ */

#define SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_BYPASS_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_BYPASS_SHIFT (0U)
/*! SRAM_BYPASS - SRAM Bypass
 *  0b0..Disables SRAM Bypass
 *  0b1..Enables SRAM Bypass
 */
#define SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_BYPASS_SHIFT)) & SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_BYPASS_MASK)

#define SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_EXT_LD_DONE_MASK (0x2U)
#define SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_EXT_LD_DONE_SHIFT (1U)
/*! SRAM_EXT_LD_DONE - SRAM External Load Done
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_EXT_LD_DONE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_EXT_LD_DONE_SHIFT)) & SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_EXT_LD_DONE_MASK)

#define SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_INIT_DONE_MASK (0x4U)
#define SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_INIT_DONE_SHIFT (2U)
/*! SRAM_INIT_DONE - SRAM Initialization Done
 *  0b0..0
 *  0b1..1
 */
#define SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_INIT_DONE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_INIT_DONE_SHIFT)) & SerDes_SS_PCIE_PHY_SRAM_CSR_SRAM_INIT_DONE_MASK)

#define SerDes_SS_PCIE_PHY_SRAM_CSR_TX_ACK_MASK  (0x10U)
#define SerDes_SS_PCIE_PHY_SRAM_CSR_TX_ACK_SHIFT (4U)
/*! TX_ACK - Transmitter acknowledge
 *  0b0..Request not completed
 *  0b1..Request completed
 */
#define SerDes_SS_PCIE_PHY_SRAM_CSR_TX_ACK(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_SRAM_CSR_TX_ACK_SHIFT)) & SerDes_SS_PCIE_PHY_SRAM_CSR_TX_ACK_MASK)

#define SerDes_SS_PCIE_PHY_SRAM_CSR_RX_ACK_MASK  (0x40U)
#define SerDes_SS_PCIE_PHY_SRAM_CSR_RX_ACK_SHIFT (6U)
/*! RX_ACK - Receiver acknowledge
 *  0b0..Request not completed
 *  0b1..Request completed
 */
#define SerDes_SS_PCIE_PHY_SRAM_CSR_RX_ACK(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_SRAM_CSR_RX_ACK_SHIFT)) & SerDes_SS_PCIE_PHY_SRAM_CSR_RX_ACK_MASK)
/*! @} */

/*! @name PCIE_PHY_PM_CTRL - PCIe PHY power management control */
/*! @{ */

#define SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN_SHIFT (0U)
/*! TX0_BEACON_EN - Transmitter beaconing/LFPS (low frequency period signaling) enable. */
#define SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN_SHIFT)) & SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN_MASK)

#define SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN_OVRD_MASK (0x10U)
#define SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN_OVRD_SHIFT (4U)
/*! TX0_BEACON_EN_OVRD - TX0_BEACON override enable */
#define SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN_OVRD_SHIFT)) & SerDes_SS_PCIE_PHY_PM_CTRL_TX0_BEACON_EN_OVRD_MASK)
/*! @} */

/*! @name PCIE_PHY_MPLLA_CTRL - PCIe PHY MPLLA Control */
/*! @{ */

#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_FORCE_EN_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_FORCE_EN_SHIFT (0U)
/*! MPLLA_FORCE_EN - MPLLA Force Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_FORCE_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_FORCE_EN_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_FORCE_EN_MASK)

#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE_MASK (0x10U)
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE_SHIFT (4U)
/*! MPLLA_INIT_CAL_DISABLE - MPLLA calibration disable control
 *  0b0..Enabled MPLLA calibration
 *  0b1..Disabled MPLLA calibration
 */
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE_MASK)

#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE_OVRD_MASK (0x20U)
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE_OVRD_SHIFT (5U)
/*! MPLLA_INIT_CAL_DISABLE_OVRD - MPLLA calibration disable override
 *  0b0..Calibration Disable override disabled
 *  0b1..Calibration disable override enabled
 */
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE_OVRD(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE_OVRD_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_INIT_CAL_DISABLE_OVRD_MASK)

#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLL_STATE_MASK (0x40000000U)
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLL_STATE_SHIFT (30U)
/*! MPLL_STATE - MPLLA or MPLLB State Indicator
 *  0b0..phy0_mplla_state and phy0_mpllb_state are 0
 *  0b1..phy0_mplla_state or phy0_mpllb_state is 1
 */
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLL_STATE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLL_STATE_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLL_STATE_MASK)

#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_STATE_MASK (0x80000000U)
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_STATE_SHIFT (31U)
/*! MPLLA_STATE - MPLLA State Indicator
 *  0b0..PLL is not locked
 *  0b1..PLL is locked
 */
#define SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_STATE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_STATE_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLA_CTRL_MPLLA_STATE_MASK)
/*! @} */

/*! @name PCIE_PHY_MPLLB_CTRL - PCIe PHY MPLLB Control */
/*! @{ */

#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_FORCE_EN_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_FORCE_EN_SHIFT (0U)
/*! MPLLB_FORCE_EN - MPLLB Force Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_FORCE_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_FORCE_EN_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_FORCE_EN_MASK)

#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE_MASK (0x10U)
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE_SHIFT (4U)
/*! MPLLB_INIT_CAL_DISABLE - MPLLB calibration disable control
 *  0b0..Enabled MPLLB calibration
 *  0b1..Disabled MPLLB calibration
 */
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE_MASK)

#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE_OVRD_MASK (0x20U)
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE_OVRD_SHIFT (5U)
/*! MPLLB_INIT_CAL_DISABLE_OVRD - MPLLB calibration disable override
 *  0b0..Calibration Disable override disabled
 *  0b1..Calibration disable override enabled
 */
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE_OVRD(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE_OVRD_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_INIT_CAL_DISABLE_OVRD_MASK)

#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLL_STATE_MASK (0x40000000U)
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLL_STATE_SHIFT (30U)
/*! MPLL_STATE - MPLLA or MPLLB State Indicator
 *  0b0..phy0_mplla_state and phy0_mpllb_state are 0
 *  0b1..phy0_mplla_state or phy0_mpllb_state is 1
 */
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLL_STATE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLL_STATE_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLL_STATE_MASK)

#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_STATE_MASK (0x80000000U)
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_STATE_SHIFT (31U)
/*! MPLLB_STATE - MPLLB State Indicator
 *  0b0..0
 *  0b1..1
 */
#define SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_STATE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_STATE_SHIFT)) & SerDes_SS_PCIE_PHY_MPLLB_CTRL_MPLLB_STATE_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_CTRL_SEL - PCIe PHY Setting External Control */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_CTRL_SEL_EXT_PHY_CTRL_SEL_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_EXT_CTRL_SEL_EXT_PHY_CTRL_SEL_SHIFT (0U)
/*! EXT_PHY_CTRL_SEL - External Control Of PHY Setting
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_CTRL_SEL_EXT_PHY_CTRL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CTRL_SEL_EXT_PHY_CTRL_SEL_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CTRL_SEL_EXT_PHY_CTRL_SEL_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_BS_CTRL - PCIe PHY Boundary Scan Control */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_LEVEL_MASK (0x1FU)
#define SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_LEVEL_SHIFT (0U)
/*! EXT_BS_RX_LEVEL - ACJTAG Receiver Sensitivity Level Control */
#define SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_LEVEL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_LEVEL_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_LEVEL_MASK)

#define SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_BIGSWING_MASK (0x20U)
#define SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_BIGSWING_SHIFT (5U)
/*! EXT_BS_RX_BIGSWING - RX Boundary Scan Big Swing
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_BIGSWING(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_BIGSWING_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_RX_BIGSWING_MASK)

#define SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_TX_LOWSWING_MASK (0x40U)
#define SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_TX_LOWSWING_SHIFT (6U)
/*! EXT_BS_TX_LOWSWING - TX Boundary Scan Low Swing
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_TX_LOWSWING(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_TX_LOWSWING_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_BS_CTRL_EXT_BS_TX_LOWSWING_MASK)
/*! @} */

/*! @name PCIE_PHY_REF_CLK_CTRL - PCIe Reference Clock Control */
/*! @{ */

#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLA_DIV2_EN_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLA_DIV2_EN_SHIFT (0U)
/*! REF_CLK_MPLLA_DIV2_EN - MPLLA Reference Clock Divider Control
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLA_DIV2_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLA_DIV2_EN_SHIFT)) & SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLA_DIV2_EN_MASK)

#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLB_DIV2_EN_MASK (0x2U)
#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLB_DIV2_EN_SHIFT (1U)
/*! REF_CLK_MPLLB_DIV2_EN - MPLLB Reference Clock Divider Control
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLB_DIV2_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLB_DIV2_EN_SHIFT)) & SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_MPLLB_DIV2_EN_MASK)

#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_DIV2_EN_MASK (0x4U)
#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_DIV2_EN_SHIFT (2U)
/*! REF_CLK_DIV2_EN - Input Reference Clock Divider Control
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_DIV2_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_DIV2_EN_SHIFT)) & SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_CLK_DIV2_EN_MASK)

#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_RANGE_MASK (0x38U)
#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_RANGE_SHIFT (3U)
/*! REF_RANGE - Input Reference Clock frequency Range */
#define SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_RANGE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_RANGE_SHIFT)) & SerDes_SS_PCIE_PHY_REF_CLK_CTRL_REF_RANGE_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_MPLLA_CTRL_1 - PCIe PHY MPLLA Control 1 */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_BANDWIDTH_MASK (0xFFFFU)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_BANDWIDTH_SHIFT (0U)
/*! EXT_MPLLA_BANDWIDTH - MPLLA Bandwidth Control */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_BANDWIDTH(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_BANDWIDTH_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_BANDWIDTH_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV10_CLK_EN_MASK (0x10000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV10_CLK_EN_SHIFT (16U)
/*! EXT_MPLLA_DIV10_CLK_EN - MPLLA Divide by 10 Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV10_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV10_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV10_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV16P5_CLK_EN_MASK (0x20000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV16P5_CLK_EN_SHIFT (17U)
/*! EXT_MPLLA_DIV16P5_CLK_EN - MPLLA Divide by 16.5 Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV16P5_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV16P5_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV16P5_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV8_CLK_EN_MASK (0x40000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV8_CLK_EN_SHIFT (18U)
/*! EXT_MPLLA_DIV8_CLK_EN - MPLLA Divide by 8 Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV8_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV8_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV8_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_CLK_EN_MASK (0x80000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_CLK_EN_SHIFT (19U)
/*! EXT_MPLLA_DIV_CLK_EN - MPLLA Divide Clock Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_MULTIPLIER_MASK (0xFF000000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_MULTIPLIER_SHIFT (24U)
/*! EXT_MPLLA_DIV_MULTIPLIER - MPLLA Output Frequency Multiplier Control */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_MULTIPLIER(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_MULTIPLIER_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_1_EXT_MPLLA_DIV_MULTIPLIER_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_MPLLA_CTRL_2 - PCIe PHY MPLLA Control 2 */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_MULTIPLIER_MASK (0xFFU)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_MULTIPLIER_SHIFT (0U)
/*! EXT_MPLLA_MULTIPLIER - MPLLA Frequency Multiplier Control */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_MULTIPLIER(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_MULTIPLIER_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_MULTIPLIER_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_FRACN_CTRL_MASK (0x7FF000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_FRACN_CTRL_SHIFT (12U)
/*! EXT_MPLLA_FRACN_CTRL - MPLLA Fractional Control */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_FRACN_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_FRACN_CTRL_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_2_EXT_MPLLA_FRACN_CTRL_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_MPLLA_CTRL_3 - PCIe PHY MPLLA Control 3 */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_TX_CLK_DIV_MASK (0x70000000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_TX_CLK_DIV_SHIFT (28U)
/*! EXT_MPLLA_TX_CLK_DIV - MPLLA Tx Clock Divide */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_TX_CLK_DIV(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_TX_CLK_DIV_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_TX_CLK_DIV_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_WORD_DIV2_EN_MASK (0x80000000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_WORD_DIV2_EN_SHIFT (31U)
/*! EXT_MPLLA_WORD_DIV2_EN - MPLLA Word Clock Divide by 2
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_WORD_DIV2_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_WORD_DIV2_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLA_CTRL_3_EXT_MPLLA_WORD_DIV2_EN_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_MPLLB_CTRL_1 - PCIe PHY MPLLB Control 1 */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_BANDWIDTH_MASK (0xFFFFU)
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_BANDWIDTH_SHIFT (0U)
/*! EXT_MPLLB_BANDWIDTH - MPLLB Bandwidth Control */
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_BANDWIDTH(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_BANDWIDTH_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_BANDWIDTH_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV10_CLK_EN_MASK (0x10000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV10_CLK_EN_SHIFT (16U)
/*! EXT_MPLLB_DIV10_CLK_EN - MPLLB Divide by 10 Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV10_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV10_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV10_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV8_CLK_EN_MASK (0x40000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV8_CLK_EN_SHIFT (18U)
/*! EXT_MPLLB_DIV8_CLK_EN - MPLLB Divide by 8 Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV8_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV8_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV8_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_CLK_EN_MASK (0x80000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_CLK_EN_SHIFT (19U)
/*! EXT_MPLLB_DIV_CLK_EN - MPLLB Divide Clock Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_CLK_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_CLK_EN_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_MULTIPLIER_MASK (0xFF000000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_MULTIPLIER_SHIFT (24U)
/*! EXT_MPLLB_DIV_MULTIPLIER - MPLLB Output Frequency Multiplier Control */
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_MULTIPLIER(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_MULTIPLIER_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_1_EXT_MPLLB_DIV_MULTIPLIER_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_MPLLB_CTRL_2 - PCIe PHY MPLLB Control 2 */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_MULTIPLIER_MASK (0xFFU)
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_MULTIPLIER_SHIFT (0U)
/*! EXT_MPLLB_MULTIPLIER - MPLLB Frequency Multiplier Control */
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_MULTIPLIER(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_MULTIPLIER_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_MULTIPLIER_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_FRACN_CTRL_MASK (0x7FF000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_FRACN_CTRL_SHIFT (12U)
/*! EXT_MPLLB_FRACN_CTRL - MPLLB Fractional Control */
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_FRACN_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_FRACN_CTRL_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_2_EXT_MPLLB_FRACN_CTRL_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_MPLLB_CTRL_3 - PCIe PHY MPLLB Control 3 */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_TX_CLK_DIV_MASK (0x70000000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_TX_CLK_DIV_SHIFT (28U)
/*! EXT_MPLLB_TX_CLK_DIV - MPLLB Tx Clock Divide */
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_TX_CLK_DIV(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_TX_CLK_DIV_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_TX_CLK_DIV_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_WORD_DIV2_EN_MASK (0x80000000U)
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_WORD_DIV2_EN_SHIFT (31U)
/*! EXT_MPLLB_WORD_DIV2_EN - MPLLB Word Clock Divide by 2
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_WORD_DIV2_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_WORD_DIV2_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MPLLB_CTRL_3_EXT_MPLLB_WORD_DIV2_EN_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_RX_EQ_CTRL_1A - PCIe PHY RX Equalization Control 1 For Gen1 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_AFE_EN_G1_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_AFE_EN_G1_SHIFT (0U)
/*! EXT_RX_ADAPT_AFE_EN_G1 - RX Adaptation Enable */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_AFE_EN_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_AFE_EN_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_AFE_EN_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_DFE_EN_G1_MASK (0x4U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_DFE_EN_G1_SHIFT (2U)
/*! EXT_RX_ADAPT_DFE_EN_G1 - RX DFE Enable */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_DFE_EN_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_DFE_EN_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_ADAPT_DFE_EN_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_ATT_LVL_G1_MASK (0x70U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_ATT_LVL_G1_SHIFT (4U)
/*! EXT_RX_EQ_ATT_LVL_G1 - RX Equalization Attenuation Level */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_ATT_LVL_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_ATT_LVL_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_ATT_LVL_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_BOOST_G1_MASK (0x1F0000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_BOOST_G1_SHIFT (16U)
/*! EXT_RX_EQ_CTLE_BOOST_G1 - RX Equalization CTLE Boost */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_BOOST_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_BOOST_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_BOOST_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_POLE_G1_MASK (0x1E000000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_POLE_G1_SHIFT (25U)
/*! EXT_RX_EQ_CTLE_POLE_G1 - RX Equalization CTLE Pole */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_POLE_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_POLE_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1A_EXT_RX_EQ_CTLE_POLE_G1_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_RX_EQ_CTRL_1B - PCIe PHY RX Equalization Control 2 For Gen1 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_DFE_TAP1_G1_MASK (0xFFFFU)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_DFE_TAP1_G1_SHIFT (0U)
/*! EXT_RX_EQ_DFE_TAP1_G1 - RX Equalization DFE Tap1 */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_DFE_TAP1_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_DFE_TAP1_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_DFE_TAP1_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA1_GAIN_G1_MASK (0xFF0000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA1_GAIN_G1_SHIFT (16U)
/*! EXT_RX_EQ_VGA1_GAIN_G1 - RX Equalization VGA Gain 1 */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA1_GAIN_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA1_GAIN_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA1_GAIN_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA2_GAIN_G1_MASK (0xFF000000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA2_GAIN_G1_SHIFT (24U)
/*! EXT_RX_EQ_VGA2_GAIN_G1 - RX Equalization VGA Gain 2 */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA2_GAIN_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA2_GAIN_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1B_EXT_RX_EQ_VGA2_GAIN_G1_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_RX_EQ_CTRL_1C - PCIe PHY RX Equalization Control 3 For Gen1 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1C_EXT_RX_EQ_DELTA_IQ_G1_MASK (0xFFU)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1C_EXT_RX_EQ_DELTA_IQ_G1_SHIFT (0U)
/*! EXT_RX_EQ_DELTA_IQ_G1 - RX Equalization DELTA IQ */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1C_EXT_RX_EQ_DELTA_IQ_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1C_EXT_RX_EQ_DELTA_IQ_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_1C_EXT_RX_EQ_DELTA_IQ_G1_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_RX_EQ_CTRL_2A - PCIe PHY RX Equalization Control 1 For Gen2 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_AFE_EN_G2_MASK (0x3U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_AFE_EN_G2_SHIFT (0U)
/*! EXT_RX_ADAPT_AFE_EN_G2 - RX Adaptation Enable */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_AFE_EN_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_AFE_EN_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_AFE_EN_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_DFE_EN_G2_MASK (0xCU)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_DFE_EN_G2_SHIFT (2U)
/*! EXT_RX_ADAPT_DFE_EN_G2 - RX DFE Enable */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_DFE_EN_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_DFE_EN_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_ADAPT_DFE_EN_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_ATT_LVL_G2_MASK (0x3F0U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_ATT_LVL_G2_SHIFT (4U)
/*! EXT_RX_EQ_ATT_LVL_G2 - RX Equalization Attenuation Level */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_ATT_LVL_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_ATT_LVL_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_ATT_LVL_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_BOOST_G2_MASK (0x3FF0000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_BOOST_G2_SHIFT (16U)
/*! EXT_RX_EQ_CTLE_BOOST_G2 - RX Equalization CTLE Boost */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_BOOST_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_BOOST_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_BOOST_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_POLE_G2_MASK (0xFC000000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_POLE_G2_SHIFT (26U)
/*! EXT_RX_EQ_CTLE_POLE_G2 - RX Equalization CTLE Pole */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_POLE_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_POLE_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2A_EXT_RX_EQ_CTLE_POLE_G2_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_RX_EQ_CTRL_2B - PCIe PHY RX Equalization Control 2 For Gen2 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_DFE_TAP1_G2_MASK (0xFFFFU)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_DFE_TAP1_G2_SHIFT (0U)
/*! EXT_RX_EQ_DFE_TAP1_G2 - RX Equalization DFE Tap1 */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_DFE_TAP1_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_DFE_TAP1_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_DFE_TAP1_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA1_GAIN_G2_MASK (0xFF0000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA1_GAIN_G2_SHIFT (16U)
/*! EXT_RX_EQ_VGA1_GAIN_G2 - RX Equalization VGA Gain 1 */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA1_GAIN_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA1_GAIN_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA1_GAIN_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA2_GAIN_G2_MASK (0xFF000000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA2_GAIN_G2_SHIFT (24U)
/*! EXT_RX_EQ_VGA2_GAIN_G2 - RX Equalization VGA Gain 2 */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA2_GAIN_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA2_GAIN_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2B_EXT_RX_EQ_VGA2_GAIN_G2_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_RX_EQ_CTRL_2C - PCIe PHY RX Equalization Control 3 For Gen2 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2C_EXT_RX_EQ_DELTA_IQ_G2_MASK (0xFFU)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2C_EXT_RX_EQ_DELTA_IQ_G2_SHIFT (0U)
/*! EXT_RX_EQ_DELTA_IQ_G2 - RX Equalization DELTA IQ */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2C_EXT_RX_EQ_DELTA_IQ_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2C_EXT_RX_EQ_DELTA_IQ_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_2C_EXT_RX_EQ_DELTA_IQ_G2_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_RX_EQ_CTRL_3A - PCIe PHY RX Equalization Control 1 For Gen3 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_AFE_EN_G3_MASK (0x3U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_AFE_EN_G3_SHIFT (0U)
/*! EXT_RX_ADAPT_AFE_EN_G3 - RX Adaptation Enable */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_AFE_EN_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_AFE_EN_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_AFE_EN_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_DFE_EN_G3_MASK (0xCU)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_DFE_EN_G3_SHIFT (2U)
/*! EXT_RX_ADAPT_DFE_EN_G3 - RX DFE Enable */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_DFE_EN_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_DFE_EN_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_ADAPT_DFE_EN_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_ATT_LVL_G3_MASK (0x3F0U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_ATT_LVL_G3_SHIFT (4U)
/*! EXT_RX_EQ_ATT_LVL_G3 - RX Equalization Attenuation Level */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_ATT_LVL_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_ATT_LVL_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_ATT_LVL_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_BOOST_G3_MASK (0x3FF0000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_BOOST_G3_SHIFT (16U)
/*! EXT_RX_EQ_CTLE_BOOST_G3 - RX Equalization CTLE Boost */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_BOOST_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_BOOST_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_BOOST_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_POLE_G3_MASK (0xFC000000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_POLE_G3_SHIFT (26U)
/*! EXT_RX_EQ_CTLE_POLE_G3 - RX Equalization CTLE Pole */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_POLE_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_POLE_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3A_EXT_RX_EQ_CTLE_POLE_G3_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_RX_EQ_CTRL_3B - PCIe PHY RX Equalization Control 2 For Gen3 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_DFE_TAP1_G3_MASK (0xFFFFU)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_DFE_TAP1_G3_SHIFT (0U)
/*! EXT_RX_EQ_DFE_TAP1_G3 - RX Equalization DFE Tap1 */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_DFE_TAP1_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_DFE_TAP1_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_DFE_TAP1_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA1_GAIN_G3_MASK (0xFF0000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA1_GAIN_G3_SHIFT (16U)
/*! EXT_RX_EQ_VGA1_GAIN_G3 - RX Equalization VGA Gain 1 */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA1_GAIN_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA1_GAIN_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA1_GAIN_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA2_GAIN_G3_MASK (0xFF000000U)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA2_GAIN_G3_SHIFT (24U)
/*! EXT_RX_EQ_VGA2_GAIN_G3 - RX Equalization VGA Gain 2 */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA2_GAIN_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA2_GAIN_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3B_EXT_RX_EQ_VGA2_GAIN_G3_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_RX_EQ_CTRL_3C - PCIe PHY RX Equalization Control 3 For Gen3 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3C_EXT_RX_EQ_DELTA_IQ_G3_MASK (0xFFU)
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3C_EXT_RX_EQ_DELTA_IQ_G3_SHIFT (0U)
/*! EXT_RX_EQ_DELTA_IQ_G3 - RX Equalization DELTA IQ */
#define SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3C_EXT_RX_EQ_DELTA_IQ_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3C_EXT_RX_EQ_DELTA_IQ_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_RX_EQ_CTRL_3C_EXT_RX_EQ_DELTA_IQ_G3_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_CALI_CTRL_1 - PCIe PHY Calibration Control For Gen1 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_VCO_LD_VAL_G1_MASK (0x1FFFU)
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_VCO_LD_VAL_G1_SHIFT (0U)
/*! EXT_RX_VCO_LD_VAL_G1 - RX VCO Calibration Load Value */
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_VCO_LD_VAL_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_VCO_LD_VAL_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_VCO_LD_VAL_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_REF_LD_VAL_G1_MASK (0x3F0000U)
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_REF_LD_VAL_G1_SHIFT (16U)
/*! EXT_RX_REF_LD_VAL_G1 - RX VCO Calibration Reference Load Value */
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_REF_LD_VAL_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_REF_LD_VAL_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_EXT_RX_REF_LD_VAL_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G1_MASK (0x80000000U)
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G1_SHIFT (31U)
/*! PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G1 - Overrides settings for receiver vco */
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_1_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G1_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_CALI_CTRL_2 - PCIe PHY Calibration Control For Gen2 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_VCO_LD_VAL_G2_MASK (0x1FFFU)
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_VCO_LD_VAL_G2_SHIFT (0U)
/*! EXT_RX_VCO_LD_VAL_G2 - RX VCO Calibration Load Value */
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_VCO_LD_VAL_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_VCO_LD_VAL_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_VCO_LD_VAL_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_REF_LD_VAL_G2_MASK (0x3F0000U)
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_REF_LD_VAL_G2_SHIFT (16U)
/*! EXT_RX_REF_LD_VAL_G2 - RX VCO Calibration Reference Load Value */
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_REF_LD_VAL_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_REF_LD_VAL_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_EXT_RX_REF_LD_VAL_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G2_MASK (0x80000000U)
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G2_SHIFT (31U)
/*! PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G2 - Overrides settings for receiver vco */
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_2_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G2_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_CALI_CTRL_3 - PCIe PHY Calibration Control For Gen3 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_VCO_LD_VAL_G3_MASK (0x1FFFU)
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_VCO_LD_VAL_G3_SHIFT (0U)
/*! EXT_RX_VCO_LD_VAL_G3 - RX VCO Calibration Load Value */
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_VCO_LD_VAL_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_VCO_LD_VAL_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_VCO_LD_VAL_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_REF_LD_VAL_G3_MASK (0x3F0000U)
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_REF_LD_VAL_G3_SHIFT (16U)
/*! EXT_RX_REF_LD_VAL_G3 - RX VCO Calibration Reference Load Value */
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_REF_LD_VAL_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_REF_LD_VAL_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_EXT_RX_REF_LD_VAL_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G3_MASK (0x80000000U)
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G3_SHIFT (31U)
/*! PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G3 - Overrides settings for receiver vco */
#define SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_CALI_CTRL_3_PROTOCOL0_EXT_RX_CDR_VCO_LOWFREQ_G3_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_MISC_CTRL_1 - PCIe PHY Miscellaneous Control 1 */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_LFPS_EN_MASK (0x1U)
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_LFPS_EN_SHIFT (0U)
/*! EXT_RX_LOS_LFPS_EN - Receiver LOS LFPS Enable
 *  0b0..Driven to 0
 *  0b1..Driven to 1
 */
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_LFPS_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_LFPS_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_LFPS_EN_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_THRESHOLD_MASK (0xEU)
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_THRESHOLD_SHIFT (1U)
/*! EXT_RX_LOS_THRESHOLD - Receiver LOS Threshold */
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_THRESHOLD(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_THRESHOLD_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_LOS_THRESHOLD_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_VREF_CTRL_MASK (0x1F000000U)
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_VREF_CTRL_SHIFT (24U)
/*! EXT_RX_VREF_CTRL - RX Biasing Current Control */
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_VREF_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_VREF_CTRL_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_VREF_CTRL_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_TERM_CTRL_MASK (0xE0000000U)
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_TERM_CTRL_SHIFT (29U)
/*! EXT_RX_TERM_CTRL - RX Term Control */
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_TERM_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_TERM_CTRL_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_1_EXT_RX_TERM_CTRL_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_MISC_CTRL_2 - PCIe PHY Miscellaneous Control 2 */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_IBOOST_LVL_MASK (0xFU)
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_IBOOST_LVL_SHIFT (0U)
/*! EXT_TX_IBOOST_LVL - Transmitter Current Boost Level */
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_IBOOST_LVL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_IBOOST_LVL_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_IBOOST_LVL_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_VBOOST_LVL_MASK (0x70000U)
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_VBOOST_LVL_SHIFT (16U)
/*! EXT_TX_VBOOST_LVL - TX Voltage Boost Maximum Level */
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_VBOOST_LVL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_VBOOST_LVL_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_VBOOST_LVL_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_TERM_CTRL_MASK (0x7000000U)
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_TERM_CTRL_SHIFT (24U)
/*! EXT_TX_TERM_CTRL - Tx Term Control */
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_TERM_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_TERM_CTRL_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_EXT_TX_TERM_CTRL_MASK)

#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_PROTOCOL0_EXT_TX_VBOOST_EN_MASK (0x80000000U)
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_PROTOCOL0_EXT_TX_VBOOST_EN_SHIFT (31U)
/*! PROTOCOL0_EXT_TX_VBOOST_EN - Transmitter voltage boost enable
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_PROTOCOL0_EXT_TX_VBOOST_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_PROTOCOL0_EXT_TX_VBOOST_EN_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_MISC_CTRL_2_PROTOCOL0_EXT_TX_VBOOST_EN_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_TX_EQ_CTRL_1 - PCIe PHY TX Equalization Control For Gen1 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_POST_G1_MASK (0xFU)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_POST_G1_SHIFT (0U)
/*! EXT_TX_EQ_POST_G1 - TX Equalization Post-Emphasis Level Adjustment Control */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_POST_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_POST_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_POST_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_PRE_G1_MASK (0xF00U)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_PRE_G1_SHIFT (8U)
/*! EXT_TX_EQ_PRE_G1 - TX Equalization Pre-Emphasis Level Adjustment Control */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_PRE_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_PRE_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_PRE_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_MAIN_G1_MASK (0x1F0000U)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_MAIN_G1_SHIFT (16U)
/*! EXT_TX_EQ_MAIN_G1 - TX Equalization Amplitude Adjustment Control */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_MAIN_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_MAIN_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_MAIN_G1_MASK)

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_OVRD_G1_MASK (0x10000000U)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_OVRD_G1_SHIFT (28U)
/*! EXT_TX_EQ_OVRD_G1 - TX Equalization Override Enable */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_OVRD_G1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_OVRD_G1_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_1_EXT_TX_EQ_OVRD_G1_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_TX_EQ_CTRL_2 - PCIe PHY TX Equalization Control For Gen2 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_POST_G2_MASK (0xFU)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_POST_G2_SHIFT (0U)
/*! EXT_TX_EQ_POST_G2 - TX Equalization Post-Emphasis Level Adjustment Control */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_POST_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_POST_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_POST_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_PRE_G2_MASK (0xF00U)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_PRE_G2_SHIFT (8U)
/*! EXT_TX_EQ_PRE_G2 - TX Equalization Pre-Emphasis Level Adjustment Control */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_PRE_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_PRE_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_PRE_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_MAIN_G2_MASK (0x1F0000U)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_MAIN_G2_SHIFT (16U)
/*! EXT_TX_EQ_MAIN_G2 - TX Equalization Amplitude Adjustment Control */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_MAIN_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_MAIN_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_MAIN_G2_MASK)

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_OVRD_G2_MASK (0x30000000U)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_OVRD_G2_SHIFT (28U)
/*! EXT_TX_EQ_OVRD_G2 - TX Equalization Override Enable */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_OVRD_G2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_OVRD_G2_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_2_EXT_TX_EQ_OVRD_G2_MASK)
/*! @} */

/*! @name PCIE_PHY_EXT_TX_EQ_CTRL_3 - PCIe PHY TX Equalization Control For Gen3 Speed */
/*! @{ */

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_POST_G3_MASK (0xFU)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_POST_G3_SHIFT (0U)
/*! EXT_TX_EQ_POST_G3 - TX Equalization Post-Emphasis Level Adjustment Control */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_POST_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_POST_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_POST_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_PRE_G3_MASK (0xF00U)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_PRE_G3_SHIFT (8U)
/*! EXT_TX_EQ_PRE_G3 - TX Equalization Pre-Emphasis Level Adjustment Control */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_PRE_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_PRE_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_PRE_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_MAIN_G3_MASK (0x1F0000U)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_MAIN_G3_SHIFT (16U)
/*! EXT_TX_EQ_MAIN_G3 - TX Equalization Amplitude Adjustment Control */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_MAIN_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_MAIN_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_MAIN_G3_MASK)

#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_OVRD_G3_MASK (0x30000000U)
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_OVRD_G3_SHIFT (28U)
/*! EXT_TX_EQ_OVRD_G3 - TX Equalization Override Enable */
#define SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_OVRD_G3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_OVRD_G3_SHIFT)) & SerDes_SS_PCIE_PHY_EXT_TX_EQ_CTRL_3_EXT_TX_EQ_OVRD_G3_MASK)
/*! @} */

/*! @name SS_RO_REG_0 - Subsystem Read-Only Register 0 */
/*! @{ */

#define SerDes_SS_SS_RO_REG_0_PHY_RX0_LOS_MASK   (0x2U)
#define SerDes_SS_SS_RO_REG_0_PHY_RX0_LOS_SHIFT  (1U)
/*! PHY_RX0_LOS - Receive Loss Of Signal (LOS) Output 0
 *  0b0..The receiver has not lost the signal.
 *  0b1..The receiver has lost the signal.
 */
#define SerDes_SS_SS_RO_REG_0_PHY_RX0_LOS(x)     (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RO_REG_0_PHY_RX0_LOS_SHIFT)) & SerDes_SS_SS_RO_REG_0_PHY_RX0_LOS_MASK)

#define SerDes_SS_SS_RO_REG_0_MSTR_AWMISC_INFO_LAST_DCMP_TLP_MASK (0x8U)
#define SerDes_SS_SS_RO_REG_0_MSTR_AWMISC_INFO_LAST_DCMP_TLP_SHIFT (3U)
/*! MSTR_AWMISC_INFO_LAST_DCMP_TLP - Last TLP Of The PCIe controller's AXI Master Write Request
 *  0b0..The TLP in the transaction is not the last TLP of the write request.
 *  0b1..The TLP in the transaction is the last TLP of the write request.
 */
#define SerDes_SS_SS_RO_REG_0_MSTR_AWMISC_INFO_LAST_DCMP_TLP(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RO_REG_0_MSTR_AWMISC_INFO_LAST_DCMP_TLP_SHIFT)) & SerDes_SS_SS_RO_REG_0_MSTR_AWMISC_INFO_LAST_DCMP_TLP_MASK)

#define SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_LAST_DCMP_TLP_MASK (0x10U)
#define SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_LAST_DCMP_TLP_SHIFT (4U)
/*! MSTR_ARMISC_INFO_LAST_DCMP_TLP - Last TLP Of The PCIe Controller's AXI Master Read Request
 *  0b0..The TLP in the transaction is not the last TLP of the read request.
 *  0b1..The TLP in the transaction is the last TLP of the read request.
 */
#define SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_LAST_DCMP_TLP(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_LAST_DCMP_TLP_SHIFT)) & SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_LAST_DCMP_TLP_MASK)

#define SerDes_SS_SS_RO_REG_0_MSI_CTRL_INT_VEC_MASK (0x1FE0U)
#define SerDes_SS_SS_RO_REG_0_MSI_CTRL_INT_VEC_SHIFT (5U)
/*! MSI_CTRL_INT_VEC - DSP AXI MSI Interrupt Vector */
#define SerDes_SS_SS_RO_REG_0_MSI_CTRL_INT_VEC(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RO_REG_0_MSI_CTRL_INT_VEC_SHIFT)) & SerDes_SS_SS_RO_REG_0_MSI_CTRL_INT_VEC_MASK)

#define SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_DMA_MASK (0xFC000000U)
#define SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_DMA_SHIFT (26U)
/*! MSTR_ARMISC_INFO_DMA - DMA Bits Of The AXI Read Master Transaction */
#define SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_DMA(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_DMA_SHIFT)) & SerDes_SS_SS_RO_REG_0_MSTR_ARMISC_INFO_DMA_MASK)
/*! @} */

/*! @name SS_RO_REG_2 - Subsystem Read-Only Register 2 */
/*! @{ */

#define SerDes_SS_SS_RO_REG_2_REG2_MASK          (0xFFFFFFFFU)
#define SerDes_SS_SS_RO_REG_2_REG2_SHIFT         (0U)
/*! REG2 - Subsystem Read Only Register 2 */
#define SerDes_SS_SS_RO_REG_2_REG2(x)            (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RO_REG_2_REG2_SHIFT)) & SerDes_SS_SS_RO_REG_2_REG2_MASK)
/*! @} */

/*! @name SS_RO_REG_3 - Subsystem Read-Only Register 3 */
/*! @{ */

#define SerDes_SS_SS_RO_REG_3_REG3_MASK          (0xFFFFFFFFU)
#define SerDes_SS_SS_RO_REG_3_REG3_SHIFT         (0U)
/*! REG3 - Subsystem Read Only Register 3 */
#define SerDes_SS_SS_RO_REG_3_REG3(x)            (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RO_REG_3_REG3_SHIFT)) & SerDes_SS_SS_RO_REG_3_REG3_MASK)
/*! @} */

/*! @name SS_RW_REG_0 - Subsystem Read/Write Register 0 */
/*! @{ */

#define SerDes_SS_SS_RW_REG_0_MSTR_RMISC_INFO_CPL_STAT_MASK (0x7U)
#define SerDes_SS_SS_RW_REG_0_MSTR_RMISC_INFO_CPL_STAT_SHIFT (0U)
/*! MSTR_RMISC_INFO_CPL_STAT - AXI Master Read Response Selection Bus
 *  0b000..Successful completion
 *  0b001..Unsupported request
 *  0b010..Request retry status
 *  0b100..Completer abort
 */
#define SerDes_SS_SS_RW_REG_0_MSTR_RMISC_INFO_CPL_STAT(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_0_MSTR_RMISC_INFO_CPL_STAT_SHIFT)) & SerDes_SS_SS_RW_REG_0_MSTR_RMISC_INFO_CPL_STAT_MASK)

#define SerDes_SS_SS_RW_REG_0_SYS_ATTEN_BUTTON_PRESSED_MASK (0x8U)
#define SerDes_SS_SS_RW_REG_0_SYS_ATTEN_BUTTON_PRESSED_SHIFT (3U)
/*! SYS_ATTEN_BUTTON_PRESSED - Attention Button Pressed */
#define SerDes_SS_SS_RW_REG_0_SYS_ATTEN_BUTTON_PRESSED(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_0_SYS_ATTEN_BUTTON_PRESSED_SHIFT)) & SerDes_SS_SS_RW_REG_0_SYS_ATTEN_BUTTON_PRESSED_MASK)

#define SerDes_SS_SS_RW_REG_0_SYS_CMD_CPLED_INT_MASK (0x10U)
#define SerDes_SS_SS_RW_REG_0_SYS_CMD_CPLED_INT_SHIFT (4U)
/*! SYS_CMD_CPLED_INT - Command Completed Interrupt
 *  0b0..Command not completed
 *  0b1..Command completed
 */
#define SerDes_SS_SS_RW_REG_0_SYS_CMD_CPLED_INT(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_0_SYS_CMD_CPLED_INT_SHIFT)) & SerDes_SS_SS_RW_REG_0_SYS_CMD_CPLED_INT_MASK)

#define SerDes_SS_SS_RW_REG_0_SYS_EML_INTERLOCK_ENGAGED_MASK (0x20U)
#define SerDes_SS_SS_RW_REG_0_SYS_EML_INTERLOCK_ENGAGED_SHIFT (5U)
/*! SYS_EML_INTERLOCK_ENGAGED - System Electromechanical Interlock Engaged
 *  0b0..Electromechanical interlock is not engaged
 *  0b1..Electromechanical interlock is engaged
 */
#define SerDes_SS_SS_RW_REG_0_SYS_EML_INTERLOCK_ENGAGED(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_0_SYS_EML_INTERLOCK_ENGAGED_SHIFT)) & SerDes_SS_SS_RW_REG_0_SYS_EML_INTERLOCK_ENGAGED_MASK)

#define SerDes_SS_SS_RW_REG_0_SYS_INT_MASK       (0x40U)
#define SerDes_SS_SS_RW_REG_0_SYS_INT_SHIFT      (6U)
/*! SYS_INT - System Interrupt */
#define SerDes_SS_SS_RW_REG_0_SYS_INT(x)         (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_0_SYS_INT_SHIFT)) & SerDes_SS_SS_RW_REG_0_SYS_INT_MASK)

#define SerDes_SS_SS_RW_REG_0_APP_XFER_PENDING_MASK (0x80U)
#define SerDes_SS_SS_RW_REG_0_APP_XFER_PENDING_SHIFT (7U)
/*! APP_XFER_PENDING - Application Transfer Pending
 *  0b0..No transactions exist outside the core
 *  0b1..Transactions exist outside the core, and the core must transmit these
 */
#define SerDes_SS_SS_RW_REG_0_APP_XFER_PENDING(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_0_APP_XFER_PENDING_SHIFT)) & SerDes_SS_SS_RW_REG_0_APP_XFER_PENDING_MASK)

#define SerDes_SS_SS_RW_REG_0_PHY0_CR_PARA_SEL_MASK (0x200U)
#define SerDes_SS_SS_RW_REG_0_PHY0_CR_PARA_SEL_SHIFT (9U)
/*! PHY0_CR_PARA_SEL - Control Register (CR) Parallel Interface Select
 *  0b0..Select the JTAG interface.
 *  0b1..Select the CR interface.
 */
#define SerDes_SS_SS_RW_REG_0_PHY0_CR_PARA_SEL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_0_PHY0_CR_PARA_SEL_SHIFT)) & SerDes_SS_SS_RW_REG_0_PHY0_CR_PARA_SEL_MASK)

#define SerDes_SS_SS_RW_REG_0_CLKEN_MASK         (0x800000U)
#define SerDes_SS_SS_RW_REG_0_CLKEN_SHIFT        (23U)
/*! CLKEN - PCIe Reference Clock Enable
 *  0b0..External clock (phy0_ref_pad_clk_m, phy0_ref_pad_clk_p) is the reference clock for the PCIe PHY PLL.
 *  0b1..Internal clock (PCIE_REF_CLK) is the reference clock for the PCIe PHY PLL.
 */
#define SerDes_SS_SS_RW_REG_0_CLKEN(x)           (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_0_CLKEN_SHIFT)) & SerDes_SS_SS_RW_REG_0_CLKEN_MASK)

#define SerDes_SS_SS_RW_REG_0_PHY_TEST_TX_REF_CLK_EN_MASK (0x20000000U)
#define SerDes_SS_SS_RW_REG_0_PHY_TEST_TX_REF_CLK_EN_SHIFT (29U)
/*! PHY_TEST_TX_REF_CLK_EN - TX Reference Clock Output Enable
 *  0b0..Normal functional operation
 *  0b1..The reference clock inputs (ref_pad_clk_{p,m} or ref_alt_clk_{p,m}) are directly output to txN_{p,m}
 */
#define SerDes_SS_SS_RW_REG_0_PHY_TEST_TX_REF_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_0_PHY_TEST_TX_REF_CLK_EN_SHIFT)) & SerDes_SS_SS_RW_REG_0_PHY_TEST_TX_REF_CLK_EN_MASK)
/*! @} */

/*! @name SS_RW_REG_1 - Subsystem Read/Write Register 1 */
/*! @{ */

#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_DATA_MASK (0x1U)
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_DATA_SHIFT (0U)
/*! PARITY_MODE_MSTR_RD_DATA - Parity Error Injection In AXI Master Read Data Bus
 *  0b0..No error injected
 *  0b1..Error injected
 */
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_DATA(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_DATA_SHIFT)) & SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_DATA_MASK)

#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_ADDR_MASK (0x2U)
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_ADDR_SHIFT (1U)
/*! PARITY_MODE_SLV_RD_ADDR - Parity Error Injection In AXI Slave Read Address Bus
 *  0b0..No error injected
 *  0b1..Error injected
 */
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_ADDR_SHIFT)) & SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_ADDR_MASK)

#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_ADDR_MASK (0x4U)
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_ADDR_SHIFT (2U)
/*! PARITY_MODE_SLV_WR_ADDR - Parity Error Injection In AXI Slave Write Address Bus
 *  0b0..No error injected
 *  0b1..Error injected
 */
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_ADDR_SHIFT)) & SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_ADDR_MASK)

#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_DATA_MASK (0x8U)
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_DATA_SHIFT (3U)
/*! PARITY_MODE_SLV_WR_DATA - Parity Error Injection In AXI Slave Write Data Bus
 *  0b0..No error injected
 *  0b1..Error injected
 */
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_DATA(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_DATA_SHIFT)) & SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_WR_DATA_MASK)

#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_ADDR_MASK (0x10U)
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_ADDR_SHIFT (4U)
/*! PARITY_MODE_MSTR_RD_ADDR - Parity Error Injection In AXI Master Read Address Bus
 *  0b0..No error injected
 *  0b1..Error injected
 */
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_ADDR_SHIFT)) & SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_RD_ADDR_MASK)

#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_ADDR_MASK (0x20U)
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_ADDR_SHIFT (5U)
/*! PARITY_MODE_MSTR_WR_ADDR - Parity Error Injection In AXI Master Write Address Bus
 *  0b0..No error injected
 *  0b1..Error injected
 */
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_ADDR_SHIFT)) & SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_ADDR_MASK)

#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_DATA_MASK (0x40U)
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_DATA_SHIFT (6U)
/*! PARITY_MODE_MSTR_WR_DATA - Parity Error Injection In AXI Master Write Data Bus
 *  0b0..No error injected
 *  0b1..Error injected
 */
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_DATA(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_DATA_SHIFT)) & SerDes_SS_SS_RW_REG_1_PARITY_MODE_MSTR_WR_DATA_MASK)

#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_DATA_MASK (0x80U)
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_DATA_SHIFT (7U)
/*! PARITY_MODE_SLV_RD_DATA - Parity Error Injection In AXI Slave Read Data Bus
 *  0b0..No error injected
 *  0b1..Error injected
 */
#define SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_DATA(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_DATA_SHIFT)) & SerDes_SS_SS_RW_REG_1_PARITY_MODE_SLV_RD_DATA_MASK)

#define SerDes_SS_SS_RW_REG_1_SYS_AUX_PWR_DET_MASK (0x80000000U)
#define SerDes_SS_SS_RW_REG_1_SYS_AUX_PWR_DET_SHIFT (31U)
/*! SYS_AUX_PWR_DET - System AUX Power Detection
 *  0b0..AUX power is available
 *  0b1..No AUX power is available
 */
#define SerDes_SS_SS_RW_REG_1_SYS_AUX_PWR_DET(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_1_SYS_AUX_PWR_DET_SHIFT)) & SerDes_SS_SS_RW_REG_1_SYS_AUX_PWR_DET_MASK)
/*! @} */

/*! @name SS_RW_REG_2 - Subsystem Read/Write Register 2 */
/*! @{ */

#define SerDes_SS_SS_RW_REG_2_SLV_ARMISC_INFO_MASK (0x3FFFFFU)
#define SerDes_SS_SS_RW_REG_2_SLV_ARMISC_INFO_SHIFT (0U)
/*! SLV_ARMISC_INFO - Miscellaneous Information Associated With The AXI Slave Read Transaction */
#define SerDes_SS_SS_RW_REG_2_SLV_ARMISC_INFO(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_2_SLV_ARMISC_INFO_SHIFT)) & SerDes_SS_SS_RW_REG_2_SLV_ARMISC_INFO_MASK)
/*! @} */

/*! @name SS_RW_REG_3 - Subsystem Read/Write Register 3 */
/*! @{ */

#define SerDes_SS_SS_RW_REG_3_SLV_AWMISC_INFO_MASK (0x3FFFFFU)
#define SerDes_SS_SS_RW_REG_3_SLV_AWMISC_INFO_SHIFT (0U)
/*! SLV_AWMISC_INFO - Miscellaneous Information Associated With The AXI Slave Write Transaction */
#define SerDes_SS_SS_RW_REG_3_SLV_AWMISC_INFO(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_3_SLV_AWMISC_INFO_SHIFT)) & SerDes_SS_SS_RW_REG_3_SLV_AWMISC_INFO_MASK)
/*! @} */

/*! @name SS_RW_REG_4 - Subsystem Read/Write Register 4 */
/*! @{ */

#define SerDes_SS_SS_RW_REG_4_SLV_AWMISC_INFO_HDR_3DW_MASK (0xFFFFFFFFU)
#define SerDes_SS_SS_RW_REG_4_SLV_AWMISC_INFO_HDR_3DW_SHIFT (0U)
/*! SLV_AWMISC_INFO_HDR_3DW - AXI Slave Third Header DWs */
#define SerDes_SS_SS_RW_REG_4_SLV_AWMISC_INFO_HDR_3DW(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_4_SLV_AWMISC_INFO_HDR_3DW_SHIFT)) & SerDes_SS_SS_RW_REG_4_SLV_AWMISC_INFO_HDR_3DW_MASK)
/*! @} */

/*! @name SS_RW_REG_5 - Subsystem Read/Write Register 5 */
/*! @{ */

#define SerDes_SS_SS_RW_REG_5_SLV_AWMISC_INFO_HDR_4DW_MASK (0xFFFFFFFFU)
#define SerDes_SS_SS_RW_REG_5_SLV_AWMISC_INFO_HDR_4DW_SHIFT (0U)
/*! SLV_AWMISC_INFO_HDR_4DW - AXI Slave Fourth Header DWs */
#define SerDes_SS_SS_RW_REG_5_SLV_AWMISC_INFO_HDR_4DW(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_SS_RW_REG_5_SLV_AWMISC_INFO_HDR_4DW_SHIFT)) & SerDes_SS_SS_RW_REG_5_SLV_AWMISC_INFO_HDR_4DW_MASK)
/*! @} */

/*! @name PCIE_SUBSYSTEM_VERSION - PCIe Subsystem Version */
/*! @{ */

#define SerDes_SS_PCIE_SUBSYSTEM_VERSION_VERSION_MASK (0xFFFFFFFFU)
#define SerDes_SS_PCIE_SUBSYSTEM_VERSION_VERSION_SHIFT (0U)
/*! VERSION - PCIe Subsystem Version */
#define SerDes_SS_PCIE_SUBSYSTEM_VERSION_VERSION(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PCIE_SUBSYSTEM_VERSION_VERSION_SHIFT)) & SerDes_SS_PCIE_SUBSYSTEM_VERSION_VERSION_MASK)
/*! @} */

/*! @name PE0_CLKREQ_CTRL - PCIe Controller Clock Request Override */
/*! @{ */

#define SerDes_SS_PE0_CLKREQ_CTRL_CLKREQ_OVER_MASK (0x1U)
#define SerDes_SS_PE0_CLKREQ_CTRL_CLKREQ_OVER_SHIFT (0U)
/*! CLKREQ_OVER - CLKREQ override
 *  0b0..CLKREQ is driven by system
 *  0b1..CLKREQ is driven by software
 */
#define SerDes_SS_PE0_CLKREQ_CTRL_CLKREQ_OVER(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_CLKREQ_CTRL_CLKREQ_OVER_SHIFT)) & SerDes_SS_PE0_CLKREQ_CTRL_CLKREQ_OVER_MASK)

#define SerDes_SS_PE0_CLKREQ_CTRL_SW_CLK_REQ_MASK (0x2U)
#define SerDes_SS_PE0_CLKREQ_CTRL_SW_CLK_REQ_SHIFT (1U)
/*! SW_CLK_REQ - Software override for clkreq input of pcie controller. */
#define SerDes_SS_PE0_CLKREQ_CTRL_SW_CLK_REQ(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_CLKREQ_CTRL_SW_CLK_REQ_SHIFT)) & SerDes_SS_PE0_CLKREQ_CTRL_SW_CLK_REQ_MASK)
/*! @} */

/*! @name PE0_LUT_ACSCTRL - LUT access Control */
/*! @{ */

#define SerDes_SS_PE0_LUT_ACSCTRL_ENLOC_MASK     (0x1FU)
#define SerDes_SS_PE0_LUT_ACSCTRL_ENLOC_SHIFT    (0U)
/*! ENLOC - LUT Entry location to be accessed */
#define SerDes_SS_PE0_LUT_ACSCTRL_ENLOC(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_ACSCTRL_ENLOC_SHIFT)) & SerDes_SS_PE0_LUT_ACSCTRL_ENLOC_MASK)

#define SerDes_SS_PE0_LUT_ACSCTRL_RWA_MASK       (0x10000U)
#define SerDes_SS_PE0_LUT_ACSCTRL_RWA_SHIFT      (16U)
/*! RWA - LUT Entry Read/Write access control
 *  0b0..Write into RBP_LUT entry specified in ENTRY_LOC field
 *  0b1..Read from the RBP_LUT entry specified in ENTRY_LOC field
 */
#define SerDes_SS_PE0_LUT_ACSCTRL_RWA(x)         (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_ACSCTRL_RWA_SHIFT)) & SerDes_SS_PE0_LUT_ACSCTRL_RWA_MASK)
/*! @} */

/*! @name PE0_LUT_DATA1 - LUT Data1 register */
/*! @{ */

#define SerDes_SS_PE0_LUT_DATA1_STREAM_ID_MASK   (0x3FU)
#define SerDes_SS_PE0_LUT_DATA1_STREAM_ID_SHIFT  (0U)
/*! STREAM_ID - VFID of VF at the target port corresponding to REQID */
#define SerDes_SS_PE0_LUT_DATA1_STREAM_ID(x)     (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_DATA1_STREAM_ID_SHIFT)) & SerDes_SS_PE0_LUT_DATA1_STREAM_ID_MASK)

#define SerDes_SS_PE0_LUT_DATA1_DAC_ID_MASK      (0x700U)
#define SerDes_SS_PE0_LUT_DATA1_DAC_ID_SHIFT     (8U)
/*! DAC_ID - DAC Index */
#define SerDes_SS_PE0_LUT_DATA1_DAC_ID(x)        (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_DATA1_DAC_ID_SHIFT)) & SerDes_SS_PE0_LUT_DATA1_DAC_ID_MASK)

#define SerDes_SS_PE0_LUT_DATA1_VLD_MASK         (0x80000000U)
#define SerDes_SS_PE0_LUT_DATA1_VLD_SHIFT        (31U)
/*! VLD - LUT Entry is valid for matching
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_LUT_DATA1_VLD(x)           (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_DATA1_VLD_SHIFT)) & SerDes_SS_PE0_LUT_DATA1_VLD_MASK)
/*! @} */

/*! @name PE0_LUT_DATA2 - LUT Data2 register */
/*! @{ */

#define SerDes_SS_PE0_LUT_DATA2_MASK_MASK        (0xFFFFU)
#define SerDes_SS_PE0_LUT_DATA2_MASK_SHIFT       (0U)
/*! MASK - Mask to be used for matching with REQID field */
#define SerDes_SS_PE0_LUT_DATA2_MASK(x)          (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_DATA2_MASK_SHIFT)) & SerDes_SS_PE0_LUT_DATA2_MASK_MASK)

#define SerDes_SS_PE0_LUT_DATA2_REQID_MASK       (0xFFFF0000U)
#define SerDes_SS_PE0_LUT_DATA2_REQID_SHIFT      (16U)
/*! REQID - REQID value to matched with master port RID (in RC mode) and {BAR#, PF#, VFA, VF# } (in EP mode) */
#define SerDes_SS_PE0_LUT_DATA2_REQID(x)         (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_DATA2_REQID_SHIFT)) & SerDes_SS_PE0_LUT_DATA2_REQID_MASK)
/*! @} */

/*! @name PE0_LUT_INT_STS - LUT Interrupt Status */
/*! @{ */

#define SerDes_SS_PE0_LUT_INT_STS_LUTRMS_MASK    (0x40000000U)
#define SerDes_SS_PE0_LUT_INT_STS_LUTRMS_SHIFT   (30U)
/*! LUTRMS - LUT Read Request Miss Status */
#define SerDes_SS_PE0_LUT_INT_STS_LUTRMS(x)      (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_INT_STS_LUTRMS_SHIFT)) & SerDes_SS_PE0_LUT_INT_STS_LUTRMS_MASK)

#define SerDes_SS_PE0_LUT_INT_STS_LUTWMS_MASK    (0x80000000U)
#define SerDes_SS_PE0_LUT_INT_STS_LUTWMS_SHIFT   (31U)
/*! LUTWMS - LUT Write Request Miss Status */
#define SerDes_SS_PE0_LUT_INT_STS_LUTWMS(x)      (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_INT_STS_LUTWMS_SHIFT)) & SerDes_SS_PE0_LUT_INT_STS_LUTWMS_MASK)
/*! @} */

/*! @name PE0_LUT_INT_CTRL - LUT Interrupt Control */
/*! @{ */

#define SerDes_SS_PE0_LUT_INT_CTRL_DEFAULT_MATCH_ERR_EN_MASK (0x1U)
#define SerDes_SS_PE0_LUT_INT_CTRL_DEFAULT_MATCH_ERR_EN_SHIFT (0U)
/*! DEFAULT_MATCH_ERR_EN - Default entry match error reporting enable
 *  0b0..Disabled, no error reporting on default match.
 *  0b1..Error reported on default entry match.
 */
#define SerDes_SS_PE0_LUT_INT_CTRL_DEFAULT_MATCH_ERR_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_INT_CTRL_DEFAULT_MATCH_ERR_EN_SHIFT)) & SerDes_SS_PE0_LUT_INT_CTRL_DEFAULT_MATCH_ERR_EN_MASK)

#define SerDes_SS_PE0_LUT_INT_CTRL_LUTRMIE_MASK  (0x40000000U)
#define SerDes_SS_PE0_LUT_INT_CTRL_LUTRMIE_SHIFT (30U)
/*! LUTRMIE - LUT Read request Miss Interrupt Enable
 *  0b0..Interrupt Disable
 *  0b1..Interrupt Enable
 */
#define SerDes_SS_PE0_LUT_INT_CTRL_LUTRMIE(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_INT_CTRL_LUTRMIE_SHIFT)) & SerDes_SS_PE0_LUT_INT_CTRL_LUTRMIE_MASK)

#define SerDes_SS_PE0_LUT_INT_CTRL_LUTWMIE_MASK  (0x80000000U)
#define SerDes_SS_PE0_LUT_INT_CTRL_LUTWMIE_SHIFT (31U)
/*! LUTWMIE - LUT Write request Miss Interrupt Enable
 *  0b0..Interrupt Disable
 *  0b1..Interrupt Enable
 */
#define SerDes_SS_PE0_LUT_INT_CTRL_LUTWMIE(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_INT_CTRL_LUTWMIE_SHIFT)) & SerDes_SS_PE0_LUT_INT_CTRL_LUTWMIE_MASK)
/*! @} */

/*! @name PE0_LUT_CREQID - LUT Request ID Register */
/*! @{ */

#define SerDes_SS_PE0_LUT_CREQID_CREQID_RD_MASK  (0xFFFFU)
#define SerDes_SS_PE0_LUT_CREQID_CREQID_RD_SHIFT (0U)
/*! CREQID_RD - Captured Read Requester ID Field */
#define SerDes_SS_PE0_LUT_CREQID_CREQID_RD(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_CREQID_CREQID_RD_SHIFT)) & SerDes_SS_PE0_LUT_CREQID_CREQID_RD_MASK)

#define SerDes_SS_PE0_LUT_CREQID_CREQID_WR_MASK  (0xFFFF0000U)
#define SerDes_SS_PE0_LUT_CREQID_CREQID_WR_SHIFT (16U)
/*! CREQID_WR - Captured Write Requester ID Field */
#define SerDes_SS_PE0_LUT_CREQID_CREQID_WR(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LUT_CREQID_CREQID_WR_SHIFT)) & SerDes_SS_PE0_LUT_CREQID_CREQID_WR_MASK)
/*! @} */

/*! @name FLR_CTRL_STS - Function Level Reset (FLR) Control and Status Register */
/*! @{ */

#define SerDes_SS_FLR_CTRL_STS_FLRIS_MASK        (0x1U)
#define SerDes_SS_FLR_CTRL_STS_FLRIS_SHIFT       (0U)
/*! FLRIS - Indicates the FLR request .
 *  0b0..No FLR request pending
 *  0b1..FLR request arrived , approval pending.
 */
#define SerDes_SS_FLR_CTRL_STS_FLRIS(x)          (((uint32_t)(((uint32_t)(x)) << SerDes_SS_FLR_CTRL_STS_FLRIS_SHIFT)) & SerDes_SS_FLR_CTRL_STS_FLRIS_MASK)

#define SerDes_SS_FLR_CTRL_STS_FLRDNBYP_MASK     (0x80000000U)
#define SerDes_SS_FLR_CTRL_STS_FLRDNBYP_SHIFT    (31U)
/*! FLRDNBYP - Bypass SW wait for FLR DONE confirmation
 *  0b0..NOT BYPASSED
 *  0b1..BYPASSED
 */
#define SerDes_SS_FLR_CTRL_STS_FLRDNBYP(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_FLR_CTRL_STS_FLRDNBYP_SHIFT)) & SerDes_SS_FLR_CTRL_STS_FLRDNBYP_MASK)
/*! @} */

/*! @name LINK_INT_CTRL_STS - Link Interrupt Control And Status */
/*! @{ */

#define SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_STS_MASK (0x1U)
#define SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_STS_SHIFT (0U)
/*! LINK_REQ_RST_NOT_STS - Link Request Reset Status
 *  0b0..Not set
 *  0b1..Set
 */
#define SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_STS_SHIFT)) & SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_STS_MASK)

#define SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_INT_EN_MASK (0x2U)
#define SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_INT_EN_SHIFT (1U)
/*! LINK_REQ_RST_NOT_INT_EN - Link Request Reset Interrupt Enable Control
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_INT_EN_SHIFT)) & SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_INT_EN_MASK)

#define SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_CLR_MASK (0x4U)
#define SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_CLR_SHIFT (2U)
/*! LINK_REQ_RST_NOT_CLR - Clear Link Request Reset Status
 *  0b0..Do not change LINK_REQ_RST_NOT_STS
 *  0b1..Change LINK_REQ_RST_NOT_STS to 0
 */
#define SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_CLR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_CLR_SHIFT)) & SerDes_SS_LINK_INT_CTRL_STS_LINK_REQ_RST_NOT_CLR_MASK)

#define SerDes_SS_LINK_INT_CTRL_STS_LTSSM_STATE_RCVRY_EQ_MASK (0x40U)
#define SerDes_SS_LINK_INT_CTRL_STS_LTSSM_STATE_RCVRY_EQ_SHIFT (6U)
/*! LTSSM_STATE_RCVRY_EQ - Recovery Equalization State Status
 *  0b0..Not in Recovery Equalization state
 *  0b1..In Recovery Equalization state
 */
#define SerDes_SS_LINK_INT_CTRL_STS_LTSSM_STATE_RCVRY_EQ(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_LINK_INT_CTRL_STS_LTSSM_STATE_RCVRY_EQ_SHIFT)) & SerDes_SS_LINK_INT_CTRL_STS_LTSSM_STATE_RCVRY_EQ_MASK)

#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_EN_MASK (0x100U)
#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_EN_SHIFT (8U)
/*! RDLH_LINK_UP_INT_EN - Interrupt enable for RDLH Link up event
 *  0b0..Interrupt disable
 *  0b1..Interrupt enable
 */
#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_EN_SHIFT)) & SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_EN_MASK)

#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_STS_MASK (0x200U)
#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_STS_SHIFT (9U)
/*! RDLH_LINK_UP_INT_STS - RDLH Link up event interrupt status
 *  0b0..No interrupt pending
 *  0b1..Interrupt is pending
 */
#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_STS_SHIFT)) & SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_UP_INT_STS_MASK)

#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_EN_MASK (0x400U)
#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_EN_SHIFT (10U)
/*! RDLH_LINK_DOWN_INT_EN - Interrupt enable for RDLH Link down event
 *  0b0..Interrupt disable
 *  0b1..Interrupt enable
 */
#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_EN_SHIFT)) & SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_EN_MASK)

#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_STS_MASK (0x800U)
#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_STS_SHIFT (11U)
/*! RDLH_LINK_DOWN_INT_STS - RDLH Link down event interrupt status
 *  0b0..No interrupt pending
 *  0b1..Interrupt is pending
 */
#define SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_STS_SHIFT)) & SerDes_SS_LINK_INT_CTRL_STS_RDLH_LINK_DOWN_INT_STS_MASK)
/*! @} */

/*! @name PE0_GEN_CTRL_1 - PCIe Controller 0 General Control 1 */
/*! @{ */

#define SerDes_SS_PE0_GEN_CTRL_1_DEVICE_TYPE_MASK (0xFU)
#define SerDes_SS_PE0_GEN_CTRL_1_DEVICE_TYPE_SHIFT (0U)
/*! DEVICE_TYPE - Device Type
 *  0b0000..Endpoint
 *  0b0100..Root port of root complex
 */
#define SerDes_SS_PE0_GEN_CTRL_1_DEVICE_TYPE(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_1_DEVICE_TYPE_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_1_DEVICE_TYPE_MASK)

#define SerDes_SS_PE0_GEN_CTRL_1_SRIS_MODE_MASK  (0x100U)
#define SerDes_SS_PE0_GEN_CTRL_1_SRIS_MODE_SHIFT (8U)
/*! SRIS_MODE - SRIS Operation Mode
 *  0b0..Non-SRIS
 *  0b1..SRIS
 */
#define SerDes_SS_PE0_GEN_CTRL_1_SRIS_MODE(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_1_SRIS_MODE_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_1_SRIS_MODE_MASK)

#define SerDes_SS_PE0_GEN_CTRL_1_ECAM_BUS_ERR_CTRL_MASK (0x1000U)
#define SerDes_SS_PE0_GEN_CTRL_1_ECAM_BUS_ERR_CTRL_SHIFT (12U)
/*! ECAM_BUS_ERR_CTRL - Return error on system bus for invalid ECAM accesses from system
 *  0b0..Do not return error
 *  0b1..Return error
 */
#define SerDes_SS_PE0_GEN_CTRL_1_ECAM_BUS_ERR_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_1_ECAM_BUS_ERR_CTRL_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_1_ECAM_BUS_ERR_CTRL_MASK)
/*! @} */

/*! @name PE0_GEN_CTRL_2 - PCIe Controller 0 General Control 2 */
/*! @{ */

#define SerDes_SS_PE0_GEN_CTRL_2_CFG_AER_RC_ERR_INT_CTRL_MASK (0x1U)
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_AER_RC_ERR_INT_CTRL_SHIFT (0U)
/*! CFG_AER_RC_ERR_INT_CTRL - INTA interrupt mapping control for PE0_INT_STS[AER_RC_ERR_INT_STS]
 *  0b0..Error is mapped to register bit
 *  0b1..Error is mapped to INTA interrupt
 */
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_AER_RC_ERR_INT_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_CFG_AER_RC_ERR_INT_CTRL_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_CFG_AER_RC_ERR_INT_CTRL_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_CFG_PME_INT_CTRL_MASK (0x2U)
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_PME_INT_CTRL_SHIFT (1U)
/*! CFG_PME_INT_CTRL - INTA interrupt mapping control for PE0_INT_STS[PME_INT_STS]
 *  0b0..Error is mapped to register bit
 *  0b1..Error is mapped to INTA interrupt
 */
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_PME_INT_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_CFG_PME_INT_CTRL_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_CFG_PME_INT_CTRL_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_HP_INT_CTRL_MASK (0x4U)
#define SerDes_SS_PE0_GEN_CTRL_2_HP_INT_CTRL_SHIFT (2U)
/*! HP_INT_CTRL - INTA interrupt mapping control for PE0_INT_STS[HP_INT_STS]
 *  0b0..Error is mapped to register bit
 *  0b1..Error is mapped to INTA interrupt
 */
#define SerDes_SS_PE0_GEN_CTRL_2_HP_INT_CTRL(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_HP_INT_CTRL_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_HP_INT_CTRL_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_AUTO_BW_INT_CTRL_MASK (0x8U)
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_AUTO_BW_INT_CTRL_SHIFT (3U)
/*! CFG_LINK_AUTO_BW_INT_CTRL - INTA interrupt mapping control for PE0_INT_STS[LINK_AUTO_BW_MSI_STS]
 *  0b0..Error is mapped to register bit
 *  0b1..Error is mapped to INTA interrupt
 */
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_AUTO_BW_INT_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_AUTO_BW_INT_CTRL_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_AUTO_BW_INT_CTRL_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_CFG_BW_MGT_INT_CTRL_MASK (0x10U)
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_BW_MGT_INT_CTRL_SHIFT (4U)
/*! CFG_BW_MGT_INT_CTRL - INTA interrupt mapping control for PE0_INT_STS[BW_MGT_MSI_STS]
 *  0b0..Error is mapped to register bit
 *  0b1..Error is mapped to INTA interrupt
 */
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_BW_MGT_INT_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_CFG_BW_MGT_INT_CTRL_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_CFG_BW_MGT_INT_CTRL_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_EQ_REQ_INT_CTRL_MASK (0x20U)
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_EQ_REQ_INT_CTRL_SHIFT (5U)
/*! CFG_LINK_EQ_REQ_INT_CTRL - INTA interrupt mapping control for PE0_INT_STS[LINK_EQ_REQ_INT_STS]
 *  0b0..Error is mapped to register bit
 *  0b1..Error is mapped to INTA interrupt
 */
#define SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_EQ_REQ_INT_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_EQ_REQ_INT_CTRL_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_CFG_LINK_EQ_REQ_INT_CTRL_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_MSTR_ACLK_UNGATE_MASK (0x100U)
#define SerDes_SS_PE0_GEN_CTRL_2_MSTR_ACLK_UNGATE_SHIFT (8U)
/*! MSTR_ACLK_UNGATE - AXI Master Clock Gating Control
 *  0b0..Gate
 *  0b1..Do not gate
 */
#define SerDes_SS_PE0_GEN_CTRL_2_MSTR_ACLK_UNGATE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_MSTR_ACLK_UNGATE_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_MSTR_ACLK_UNGATE_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_SLV_ACLK_UNGATE_MASK (0x200U)
#define SerDes_SS_PE0_GEN_CTRL_2_SLV_ACLK_UNGATE_SHIFT (9U)
/*! SLV_ACLK_UNGATE - AXI Slave Clock Gating Control
 *  0b0..Gate
 *  0b1..Do not gate
 */
#define SerDes_SS_PE0_GEN_CTRL_2_SLV_ACLK_UNGATE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_SLV_ACLK_UNGATE_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_SLV_ACLK_UNGATE_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_MSI_INT_CTRL_MASK (0x400U)
#define SerDes_SS_PE0_GEN_CTRL_2_MSI_INT_CTRL_SHIFT (10U)
/*! MSI_INT_CTRL - MSI interrupt mapping Control
 *  0b0..Interrupt is mapped to pcie0_msi_ctrl_int
 *  0b1..Interrupt is mapped to INTA interrupt
 */
#define SerDes_SS_PE0_GEN_CTRL_2_MSI_INT_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_MSI_INT_CTRL_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_MSI_INT_CTRL_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_LTR_MSG_RCVD_INT_EN_MASK (0x800U)
#define SerDes_SS_PE0_GEN_CTRL_2_LTR_MSG_RCVD_INT_EN_SHIFT (11U)
/*! LTR_MSG_RCVD_INT_EN - Interrupt enable for LTR_MSG_RCVD
 *  0b0..Interrupt Disabled
 *  0b1..Interrupt Enabled
 */
#define SerDes_SS_PE0_GEN_CTRL_2_LTR_MSG_RCVD_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_LTR_MSG_RCVD_INT_EN_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_LTR_MSG_RCVD_INT_EN_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_PM_LINKST_ENTR_L1SUB_INT_EN_MASK (0x1000000U)
#define SerDes_SS_PE0_GEN_CTRL_2_PM_LINKST_ENTR_L1SUB_INT_EN_SHIFT (24U)
/*! PM_LINKST_ENTR_L1SUB_INT_EN - Interrupt enable for PM_LINKST_ENTR_L1SUB_STS
 *  0b0..Interrupt Disabled
 *  0b1..Interrupt Enabled
 */
#define SerDes_SS_PE0_GEN_CTRL_2_PM_LINKST_ENTR_L1SUB_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_PM_LINKST_ENTR_L1SUB_INT_EN_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_PM_LINKST_ENTR_L1SUB_INT_EN_MASK)

#define SerDes_SS_PE0_GEN_CTRL_2_FLRIE_MASK      (0x20000000U)
#define SerDes_SS_PE0_GEN_CTRL_2_FLRIE_SHIFT     (29U)
/*! FLRIE - Interrupt enable for FLR request PE0_ERR_STS[FLRIN_STS]
 *  0b0..Interrupt Disabled
 *  0b1..Interrupt Enabled
 */
#define SerDes_SS_PE0_GEN_CTRL_2_FLRIE(x)        (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_2_FLRIE_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_2_FLRIE_MASK)
/*! @} */

/*! @name PE0_GEN_CTRL_3 - PCIe Controller 0 General Control 3 */
/*! @{ */

#define SerDes_SS_PE0_GEN_CTRL_3_LTSSM_EN_MASK   (0x1U)
#define SerDes_SS_PE0_GEN_CTRL_3_LTSSM_EN_SHIFT  (0U)
/*! LTSSM_EN - LTSSM Enable
 *  0b0..Hold LTSSM in the Detect state until your application is ready
 *  0b1..Allow LTSSM to continue link establishment and normal operation
 */
#define SerDes_SS_PE0_GEN_CTRL_3_LTSSM_EN(x)     (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_3_LTSSM_EN_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_3_LTSSM_EN_MASK)

#define SerDes_SS_PE0_GEN_CTRL_3_CRS_EN_MASK     (0x2U)
#define SerDes_SS_PE0_GEN_CTRL_3_CRS_EN_SHIFT    (1U)
/*! CRS_EN - Configuration Request Retry Status (CRS) Enable
 *  0b0..PCIe controller does not complete incoming configuration requests with a Configuration Request Retry Status.
 *  0b1..PCIe controller completes incoming configuration requests with a Configuration Request Retry Status.
 *       Other incoming requests complete with unsupported request status.
 */
#define SerDes_SS_PE0_GEN_CTRL_3_CRS_EN(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_3_CRS_EN_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_3_CRS_EN_MASK)

#define SerDes_SS_PE0_GEN_CTRL_3_HOT_RESET_MASK  (0x4U)
#define SerDes_SS_PE0_GEN_CTRL_3_HOT_RESET_SHIFT (2U)
/*! HOT_RESET - Hot Reset
 *  0b1..Trigger a hot reset
 */
#define SerDes_SS_PE0_GEN_CTRL_3_HOT_RESET(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_3_HOT_RESET_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_3_HOT_RESET_MASK)

#define SerDes_SS_PE0_GEN_CTRL_3_DIAG_CTRL_BUS_MASK (0xE000U)
#define SerDes_SS_PE0_GEN_CTRL_3_DIAG_CTRL_BUS_SHIFT (13U)
/*! DIAG_CTRL_BUS - Diagnostic Control Bus */
#define SerDes_SS_PE0_GEN_CTRL_3_DIAG_CTRL_BUS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_3_DIAG_CTRL_BUS_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_3_DIAG_CTRL_BUS_MASK)
/*! @} */

/*! @name PE0_GEN_CTRL_4 - PCIe Controller 0 General Control 4 */
/*! @{ */

#define SerDes_SS_PE0_GEN_CTRL_4_LTSSM_EN_CLR_MASK_MASK (0x40000000U)
#define SerDes_SS_PE0_GEN_CTRL_4_LTSSM_EN_CLR_MASK_SHIFT (30U)
/*! LTSSM_EN_CLR_MASK - LTSSM_EN Clear Mask
 *  0b0..LTSSM_EN does not change
 *  0b1..LTSSM_EN goes to its reset value
 */
#define SerDes_SS_PE0_GEN_CTRL_4_LTSSM_EN_CLR_MASK(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_4_LTSSM_EN_CLR_MASK_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_4_LTSSM_EN_CLR_MASK_MASK)

#define SerDes_SS_PE0_GEN_CTRL_4_CRS_EN_CLR_MASK_MASK (0x80000000U)
#define SerDes_SS_PE0_GEN_CTRL_4_CRS_EN_CLR_MASK_SHIFT (31U)
/*! CRS_EN_CLR_MASK - CRS_EN Clear Mask
 *  0b0..CRS_EN does not change
 *  0b1..CRS_EN goes to its reset value
 */
#define SerDes_SS_PE0_GEN_CTRL_4_CRS_EN_CLR_MASK(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_GEN_CTRL_4_CRS_EN_CLR_MASK_SHIFT)) & SerDes_SS_PE0_GEN_CTRL_4_CRS_EN_CLR_MASK_MASK)
/*! @} */

/*! @name PE0_PM_CTRL - PCIe Controller 0 PM Control */
/*! @{ */

#define SerDes_SS_PE0_PM_CTRL_PME_PF_INDEX_MASK  (0x1FU)
#define SerDes_SS_PE0_PM_CTRL_PME_PF_INDEX_SHIFT (0U)
/*! PME_PF_INDEX - PF Index Of PM_PME Request And PM Status */
#define SerDes_SS_PE0_PM_CTRL_PME_PF_INDEX(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_CTRL_PME_PF_INDEX_SHIFT)) & SerDes_SS_PE0_PM_CTRL_PME_PF_INDEX_MASK)

#define SerDes_SS_PE0_PM_CTRL_APP_L1SUB_DISABLE_MASK (0x80U)
#define SerDes_SS_PE0_PM_CTRL_APP_L1SUB_DISABLE_SHIFT (7U)
/*! APP_L1SUB_DISABLE - Disable L1 sub-states entry
 *  0b0..Entry to L1 sub-states is not gated
 *  0b1..Entry to L1 sub-states is gated
 */
#define SerDes_SS_PE0_PM_CTRL_APP_L1SUB_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_CTRL_APP_L1SUB_DISABLE_SHIFT)) & SerDes_SS_PE0_PM_CTRL_APP_L1SUB_DISABLE_MASK)

#define SerDes_SS_PE0_PM_CTRL_PM_PME_REQ_MASK    (0x10000U)
#define SerDes_SS_PE0_PM_CTRL_PM_PME_REQ_SHIFT   (16U)
/*! PM_PME_REQ - PM_PME Message Request */
#define SerDes_SS_PE0_PM_CTRL_PM_PME_REQ(x)      (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_CTRL_PM_PME_REQ_SHIFT)) & SerDes_SS_PE0_PM_CTRL_PM_PME_REQ_MASK)

#define SerDes_SS_PE0_PM_CTRL_ENTER_ASPM_L1_MASK (0x20000U)
#define SerDes_SS_PE0_PM_CTRL_ENTER_ASPM_L1_SHIFT (17U)
/*! ENTER_ASPM_L1 - Request To Enter ASPM State L1
 *  0b0..No request to enter
 *  0b1..Explicit request to enter
 */
#define SerDes_SS_PE0_PM_CTRL_ENTER_ASPM_L1(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_CTRL_ENTER_ASPM_L1_SHIFT)) & SerDes_SS_PE0_PM_CTRL_ENTER_ASPM_L1_MASK)

#define SerDes_SS_PE0_PM_CTRL_EXIT_ASPM_L1_MASK  (0x40000U)
#define SerDes_SS_PE0_PM_CTRL_EXIT_ASPM_L1_SHIFT (18U)
/*! EXIT_ASPM_L1 - Request To Exit ASPM State L1
 *  0b0..No request to exit
 *  0b1..Explicit request to exit
 */
#define SerDes_SS_PE0_PM_CTRL_EXIT_ASPM_L1(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_CTRL_EXIT_ASPM_L1_SHIFT)) & SerDes_SS_PE0_PM_CTRL_EXIT_ASPM_L1_MASK)

#define SerDes_SS_PE0_PM_CTRL_READY_ENTER_L23_MASK (0x80000U)
#define SerDes_SS_PE0_PM_CTRL_READY_ENTER_L23_SHIFT (19U)
/*! READY_ENTER_L23 - Ready To Enter L23
 *  0b0..Not ready
 *  0b1..Ready
 */
#define SerDes_SS_PE0_PM_CTRL_READY_ENTER_L23(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_CTRL_READY_ENTER_L23_SHIFT)) & SerDes_SS_PE0_PM_CTRL_READY_ENTER_L23_MASK)

#define SerDes_SS_PE0_PM_CTRL_APP_CLK_REQ_MASK   (0x100000U)
#define SerDes_SS_PE0_PM_CTRL_APP_CLK_REQ_SHIFT  (20U)
/*! APP_CLK_REQ - Wake Up Reference Clock
 *  0b0..No request to wake up
 *  0b1..Explicit request to wake up
 */
#define SerDes_SS_PE0_PM_CTRL_APP_CLK_REQ(x)     (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_CTRL_APP_CLK_REQ_SHIFT)) & SerDes_SS_PE0_PM_CTRL_APP_CLK_REQ_MASK)

#define SerDes_SS_PE0_PM_CTRL_APP_CLK_PM_EN_MASK (0x200000U)
#define SerDes_SS_PE0_PM_CTRL_APP_CLK_PM_EN_SHIFT (21U)
/*! APP_CLK_PM_EN - Clock PM Feature Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_PM_CTRL_APP_CLK_PM_EN(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_CTRL_APP_CLK_PM_EN_SHIFT)) & SerDes_SS_PE0_PM_CTRL_APP_CLK_PM_EN_MASK)

#define SerDes_SS_PE0_PM_CTRL_BEACON_INT_EN_MASK (0x80000000U)
#define SerDes_SS_PE0_PM_CTRL_BEACON_INT_EN_SHIFT (31U)
/*! BEACON_INT_EN - Beacon Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_PM_CTRL_BEACON_INT_EN(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_CTRL_BEACON_INT_EN_SHIFT)) & SerDes_SS_PE0_PM_CTRL_BEACON_INT_EN_MASK)
/*! @} */

/*! @name PE0_PM_STS - PCIe Controller 0 PM Status */
/*! @{ */

#define SerDes_SS_PE0_PM_STS_PM_DSTATE_MASK      (0x7U)
#define SerDes_SS_PE0_PM_STS_PM_DSTATE_SHIFT     (0U)
/*! PM_DSTATE - Current Power Management D-State
 *  0b000..D0
 *  0b001..D1
 *  0b010..D2
 *  0b011..D3
 *  0b100..Uninitialized
 */
#define SerDes_SS_PE0_PM_STS_PM_DSTATE(x)        (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_DSTATE_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_DSTATE_MASK)

#define SerDes_SS_PE0_PM_STS_PM_PME_EN_MASK      (0x8U)
#define SerDes_SS_PE0_PM_STS_PM_PME_EN_SHIFT     (3U)
/*! PM_PME_EN - PME Enable Mirror */
#define SerDes_SS_PE0_PM_STS_PM_PME_EN(x)        (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_PME_EN_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_PME_EN_MASK)

#define SerDes_SS_PE0_PM_STS_PM_STATUS_MASK      (0x10U)
#define SerDes_SS_PE0_PM_STS_PM_STATUS_SHIFT     (4U)
/*! PM_STATUS - PME Status Mirror */
#define SerDes_SS_PE0_PM_STS_PM_STATUS(x)        (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_STATUS_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_STATUS_MASK)

#define SerDes_SS_PE0_PM_STS_L1_SUBSTATE_FSM_MASK (0xE0U)
#define SerDes_SS_PE0_PM_STS_L1_SUBSTATE_FSM_SHIFT (5U)
/*! L1_SUBSTATE_FSM - Power management L1 sub-states FSM state
 *  0b000..S_L1_U: idle state
 *  0b001..S_L1_0: wait for aux_clk_active
 *  0b010..S_L1_0_WAIT4_ACK: wait for pclkack
 *  0b011..S_L1_0_WAIT4_CLKREQ: wait for clkreq
 *  0b100..S_L1_N_ENTRY: check clkreq_in_n is de-asserted for t_power_off time (only for L1.2, reduces to one cycle for L1.1)
 *  0b101..S_L1_N: L1 substate, turn off txcommonmode circuits (L1.2 only) and rx electrical idle detection circuits
 *  0b110..S_L1_N_EXIT: locally/remotely initiated exit, assert pclkreq, wait for pclkack
 *  0b111..S_L1_N_ABORT: wait for pclkack when aborting an attempt to enter L1_N
 */
#define SerDes_SS_PE0_PM_STS_L1_SUBSTATE_FSM(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_L1_SUBSTATE_FSM_SHIFT)) & SerDes_SS_PE0_PM_STS_L1_SUBSTATE_FSM_MASK)

#define SerDes_SS_PE0_PM_STS_PM_CURNT_STATE_MASK (0x700U)
#define SerDes_SS_PE0_PM_STS_PM_CURNT_STATE_SHIFT (8U)
/*! PM_CURNT_STATE - PM Controller's Current Power State
 *  0b000..L0 and others
 *  0b001..L0S
 *  0b010..L1
 *  0b011..L2
 *  0b100..L3
 */
#define SerDes_SS_PE0_PM_STS_PM_CURNT_STATE(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_CURNT_STATE_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_CURNT_STATE_MASK)

#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L0S_MASK (0x800U)
#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L0S_SHIFT (11U)
/*! PM_LINKST_IN_L0S - Power Management In L0s State
 *  0b0..Not in L0s
 *  0b1..In L0s
 */
#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L0S(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L0S_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L0S_MASK)

#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1_MASK (0x1000U)
#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1_SHIFT (12U)
/*! PM_LINKST_IN_L1 - Power Management In L1 State
 *  0b0..Not in L1
 *  0b1..In L1
 */
#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1_MASK)

#define SerDes_SS_PE0_PM_STS_PM_ASPM_L1_ENTR_RDY_MASK (0x2000U)
#define SerDes_SS_PE0_PM_STS_PM_ASPM_L1_ENTR_RDY_SHIFT (13U)
/*! PM_ASPM_L1_ENTR_RDY - Power Management L1 Entry Ready */
#define SerDes_SS_PE0_PM_STS_PM_ASPM_L1_ENTR_RDY(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_ASPM_L1_ENTR_RDY_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_ASPM_L1_ENTR_RDY_MASK)

#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L2_MASK (0x4000U)
#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L2_SHIFT (14U)
/*! PM_LINKST_IN_L2 - Power Management in L2 State
 *  0b0..Not in L2
 *  0b1..In L2
 */
#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L2(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L2_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L2_MASK)

#define SerDes_SS_PE0_PM_STS_PM_LINKST_L2_EXIT_MASK (0x8000U)
#define SerDes_SS_PE0_PM_STS_PM_LINKST_L2_EXIT_SHIFT (15U)
/*! PM_LINKST_L2_EXIT - Power Management is Exiting L2 State
 *  0b0..Not in L2 exit
 *  0b1..In L2 exit
 */
#define SerDes_SS_PE0_PM_STS_PM_LINKST_L2_EXIT(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_LINKST_L2_EXIT_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_LINKST_L2_EXIT_MASK)

#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1SUB_STS_MASK (0x10000U)
#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1SUB_STS_SHIFT (16U)
/*! PM_LINKST_IN_L1SUB_STS - Power management is in L1 substate */
#define SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1SUB_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1SUB_STS_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_LINKST_IN_L1SUB_STS_MASK)

#define SerDes_SS_PE0_PM_STS_PM_MASTER_STATE_MASK (0x1F00000U)
#define SerDes_SS_PE0_PM_STS_PM_MASTER_STATE_SHIFT (20U)
/*! PM_MASTER_STATE - Power management master FSM state
 *  0b00000..IDLE
 *  0b00001..L0
 *  0b00010..L0S
 *  0b00011..ENTER_L0S
 *  0b00100..EXIT_L0S
 *  0b00101..WAIT_PMCSR_CPL_SENT
 *  0b01000..L1
 *  0b01001..L1_BLOCK_TLP
 *  0b01010..L1_WAIT_LAST_TLP_ACK
 *  0b01011..L1_WAIT_PMDLLP_ACK
 *  0b01100..L1_LINK_ENTR_L1
 *  0b01101..L1_EXIT
 *  0b01111..PREP_4L1
 *  0b10000..L23_BLOCK_TLP
 *  0b10001..L23_WAIT_LAST_TLP_ACK
 *  0b10010..L23_WAIT_PMDLLP_ACK
 *  0b10011..L23_ENTR_L23
 *  0b10100..L23RDY
 *  0b10101..PREP_4L23
 *  0b10110..L23RDY_WAIT4ALIVE
 *  0b10111..L0S_BLOCK_TLP
 *  0b11000..WAIT_LAST_PMDLLP
 *  0b11001..WAIT_DSTATE_UPDATE
 */
#define SerDes_SS_PE0_PM_STS_PM_MASTER_STATE(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_MASTER_STATE_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_MASTER_STATE_MASK)

#define SerDes_SS_PE0_PM_STS_PM_SLAVE_STATE_MASK (0x3E000000U)
#define SerDes_SS_PE0_PM_STS_PM_SLAVE_STATE_SHIFT (25U)
/*! PM_SLAVE_STATE - Power management slave FSM state
 *  0b00000..S_IDLE
 *  0b00001..S_RESPOND_NAK
 *  0b00010..S_BLOCK_TLP
 *  0b00011..S_WAIT_LAST_TLP_ACK
 *  0b00100..S_WAIT_EIDLE
 *  0b00101..S_LINK_ENTR_L1
 *  0b00110..S_L1
 *  0b00111..S_L1_EXIT
 *  0b01000..S_L23RDY
 *  0b01001..S_LINK_ENTR_L23
 *  0b01010..S_L23RDY_WAIT4ALIVE
 *  0b01011..S_ACK_WAIT4IDLE
 *  0b01100..S_WAIT_LAST_PMDLLP
 */
#define SerDes_SS_PE0_PM_STS_PM_SLAVE_STATE(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_PM_STS_PM_SLAVE_STATE_SHIFT)) & SerDes_SS_PE0_PM_STS_PM_SLAVE_STATE_MASK)
/*! @} */

/*! @name PE0_TX_LTR_MSG_LATENCY - PCIe Controller LTR message latency */
/*! @{ */

#define SerDes_SS_PE0_TX_LTR_MSG_LATENCY_LTR_MSG_LATENCY_MASK (0xFFFFFFFFU)
#define SerDes_SS_PE0_TX_LTR_MSG_LATENCY_LTR_MSG_LATENCY_SHIFT (0U)
/*! LTR_MSG_LATENCY - LTR message to be sent. */
#define SerDes_SS_PE0_TX_LTR_MSG_LATENCY_LTR_MSG_LATENCY(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_LTR_MSG_LATENCY_LTR_MSG_LATENCY_SHIFT)) & SerDes_SS_PE0_TX_LTR_MSG_LATENCY_LTR_MSG_LATENCY_MASK)
/*! @} */

/*! @name PE0_TX_LTR_MSG_FUNC_NUM - Function number that is requesting to send an LTR message. */
/*! @{ */

#define SerDes_SS_PE0_TX_LTR_MSG_FUNC_NUM_LTR_MSG_FUNC_NUM_MASK (0x7U)
#define SerDes_SS_PE0_TX_LTR_MSG_FUNC_NUM_LTR_MSG_FUNC_NUM_SHIFT (0U)
/*! LTR_MSG_FUNC_NUM - Function number that is requesting to send an LTR message. Function numbering starts at '0'. */
#define SerDes_SS_PE0_TX_LTR_MSG_FUNC_NUM_LTR_MSG_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_LTR_MSG_FUNC_NUM_LTR_MSG_FUNC_NUM_SHIFT)) & SerDes_SS_PE0_TX_LTR_MSG_FUNC_NUM_LTR_MSG_FUNC_NUM_MASK)
/*! @} */

/*! @name PE0_TX_MSG_HDR_1 - PCIe Controller 0 Transmit Message Header 1 */
/*! @{ */

#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_LENGTH_MASK (0x3FFU)
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_LENGTH_SHIFT (0U)
/*! MSG_HDR_LENGTH - Tied to 0. */
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_LENGTH_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_LENGTH_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_ATTR_MASK (0x3000U)
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_ATTR_SHIFT (12U)
/*! MSG_HDR_ATTR - Attribute[1:0], Relaxing Ordering and No Snoop */
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_ATTR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_ATTR_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_ATTR_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_EP_MASK (0x4000U)
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_EP_SHIFT (14U)
/*! MSG_HDR_EP - Poisoned TLP (EP) */
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_EP(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_EP_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_EP_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TD_MASK (0x8000U)
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TD_SHIFT (15U)
/*! MSG_HDR_TD - TLP Digest (TD) */
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TD(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TD_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TD_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TC_MASK (0x700000U)
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TC_SHIFT (20U)
/*! MSG_HDR_TC - Traffic Class */
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TC(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TC_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TC_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TYPE_MASK (0x1F000000U)
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TYPE_SHIFT (24U)
/*! MSG_HDR_TYPE - Type Field */
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TYPE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TYPE_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_TYPE_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_FM_MASK (0x60000000U)
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_FM_SHIFT (29U)
/*! MSG_HDR_FM - Format Field */
#define SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_FM(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_FM_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_1_MSG_HDR_FM_MASK)
/*! @} */

/*! @name PE0_TX_MSG_HDR_2 - PCIe Controller 0 Transmit Message Header 2 */
/*! @{ */

#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE7_MASK (0xFFU)
#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE7_SHIFT (0U)
/*! MSG_HDR_BYTE7 - Message Code, Byte 7 */
#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE7(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE7_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE7_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE6_MASK (0xFF00U)
#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE6_SHIFT (8U)
/*! MSG_HDR_BYTE6 - Message Tag, Byte 6 */
#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE6(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE6_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE6_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE5_MASK (0xFF0000U)
#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE5_SHIFT (16U)
/*! MSG_HDR_BYTE5 - Requester ID[7:0], Byte 5 */
#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE5(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE5_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE5_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE4_MASK (0xFF000000U)
#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE4_SHIFT (24U)
/*! MSG_HDR_BYTE4 - Requester ID[15:8], Byte 4 */
#define SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE4(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE4_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_2_MSG_HDR_BYTE4_MASK)
/*! @} */

/*! @name PE0_TX_MSG_HDR_3 - PCIe Controller 0 Transmit Message Header 3 */
/*! @{ */

#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE11_MASK (0xFFU)
#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE11_SHIFT (0U)
/*! MSG_HDR_BYTE11 - Byte 11 */
#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE11(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE11_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE11_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE10_MASK (0xFF00U)
#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE10_SHIFT (8U)
/*! MSG_HDR_BYTE10 - Byte 10 */
#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE10(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE10_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE10_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE9_MASK (0xFF0000U)
#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE9_SHIFT (16U)
/*! MSG_HDR_BYTE9 - Byte 9 */
#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE9(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE9_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE9_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE8_MASK (0xFF000000U)
#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE8_SHIFT (24U)
/*! MSG_HDR_BYTE8 - Byte 8 */
#define SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE8(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE8_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_3_MSG_HDR_BYTE8_MASK)
/*! @} */

/*! @name PE0_TX_MSG_HDR_4 - PCIe controller 0 transmit message header 4 */
/*! @{ */

#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE15_MASK (0xFFU)
#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE15_SHIFT (0U)
/*! MSG_HDR_BYTE15 - Byte 15 */
#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE15(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE15_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE15_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE14_MASK (0xFF00U)
#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE14_SHIFT (8U)
/*! MSG_HDR_BYTE14 - Byte 14 */
#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE14(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE14_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE14_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE13_MASK (0xFF0000U)
#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE13_SHIFT (16U)
/*! MSG_HDR_BYTE13 - Byte 13 */
#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE13(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE13_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE13_MASK)

#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE12_MASK (0xFF000000U)
#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE12_SHIFT (24U)
/*! MSG_HDR_BYTE12 - Byte 12 */
#define SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE12(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE12_SHIFT)) & SerDes_SS_PE0_TX_MSG_HDR_4_MSG_HDR_BYTE12_MASK)
/*! @} */

/*! @name PE0_TX_MSG_REQ - PCIe Controller 0 Transmit Message Request */
/*! @{ */

#define SerDes_SS_PE0_TX_MSG_REQ_LTR_MSG_REQ_MASK (0x10000U)
#define SerDes_SS_PE0_TX_MSG_REQ_LTR_MSG_REQ_SHIFT (16U)
/*! LTR_MSG_REQ - Request to send an LTR message
 *  0b0..LTR message request is not pending
 *  0b1..Send LTR message
 */
#define SerDes_SS_PE0_TX_MSG_REQ_LTR_MSG_REQ(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_REQ_LTR_MSG_REQ_SHIFT)) & SerDes_SS_PE0_TX_MSG_REQ_LTR_MSG_REQ_MASK)

#define SerDes_SS_PE0_TX_MSG_REQ_VEN_MSG_REQ_MASK (0x20000U)
#define SerDes_SS_PE0_TX_MSG_REQ_VEN_MSG_REQ_SHIFT (17U)
/*! VEN_MSG_REQ - Vendor-Defined Message Request
 *  0b0..Normal operation
 *  0b1..Trigger a vendor-defined message request
 */
#define SerDes_SS_PE0_TX_MSG_REQ_VEN_MSG_REQ(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_REQ_VEN_MSG_REQ_SHIFT)) & SerDes_SS_PE0_TX_MSG_REQ_VEN_MSG_REQ_MASK)

#define SerDes_SS_PE0_TX_MSG_REQ_PME_TURN_OFF_REQ_MASK (0x80000U)
#define SerDes_SS_PE0_TX_MSG_REQ_PME_TURN_OFF_REQ_SHIFT (19U)
/*! PME_TURN_OFF_REQ - PME_Turn_Off Message Request */
#define SerDes_SS_PE0_TX_MSG_REQ_PME_TURN_OFF_REQ(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_REQ_PME_TURN_OFF_REQ_SHIFT)) & SerDes_SS_PE0_TX_MSG_REQ_PME_TURN_OFF_REQ_MASK)

#define SerDes_SS_PE0_TX_MSG_REQ_UNLOCK_REQ_MASK (0x100000U)
#define SerDes_SS_PE0_TX_MSG_REQ_UNLOCK_REQ_SHIFT (20U)
/*! UNLOCK_REQ - Unlock message */
#define SerDes_SS_PE0_TX_MSG_REQ_UNLOCK_REQ(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_TX_MSG_REQ_UNLOCK_REQ_SHIFT)) & SerDes_SS_PE0_TX_MSG_REQ_UNLOCK_REQ_MASK)
/*! @} */

/*! @name PE0_RX_SLOT_PWR_PAYLD - DW data of Set_Slot_Power_Limit message */
/*! @{ */

#define SerDes_SS_PE0_RX_SLOT_PWR_PAYLD_SLOT_PWR_PAYLD_MASK (0xFFFFFFFFU)
#define SerDes_SS_PE0_RX_SLOT_PWR_PAYLD_SLOT_PWR_PAYLD_SHIFT (0U)
/*! SLOT_PWR_PAYLD - MDW data of Set_Slot_Power_Limit message */
#define SerDes_SS_PE0_RX_SLOT_PWR_PAYLD_SLOT_PWR_PAYLD(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_SLOT_PWR_PAYLD_SLOT_PWR_PAYLD_SHIFT)) & SerDes_SS_PE0_RX_SLOT_PWR_PAYLD_SLOT_PWR_PAYLD_MASK)
/*! @} */

/*! @name PE0_RX_CURR_LTR_LATENCY - Current LTR values */
/*! @{ */

#define SerDes_SS_PE0_RX_CURR_LTR_LATENCY_CURR_LTR_LATENCY_MASK (0xFFFFFFFFU)
#define SerDes_SS_PE0_RX_CURR_LTR_LATENCY_CURR_LTR_LATENCY_SHIFT (0U)
/*! CURR_LTR_LATENCY - The current LTR values reported and in-use by the downstream device. */
#define SerDes_SS_PE0_RX_CURR_LTR_LATENCY_CURR_LTR_LATENCY(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_CURR_LTR_LATENCY_CURR_LTR_LATENCY_SHIFT)) & SerDes_SS_PE0_RX_CURR_LTR_LATENCY_CURR_LTR_LATENCY_MASK)
/*! @} */

/*! @name PE0_RX_MSG_HDR_1 - PCIe Controller 0 Receive Message Header 1 */
/*! @{ */

#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE3_MASK (0xFFU)
#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE3_SHIFT (0U)
/*! MSG_HDR_BYTE3 - Byte 3 */
#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE3(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE3_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE3_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE2_MASK (0xFF00U)
#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE2_SHIFT (8U)
/*! MSG_HDR_BYTE2 - Byte 2 */
#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE2(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE2_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE2_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE1_MASK (0xFF0000U)
#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE1_SHIFT (16U)
/*! MSG_HDR_BYTE1 - Byte 1 */
#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE1_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE1_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE0_MASK (0xFF000000U)
#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE0_SHIFT (24U)
/*! MSG_HDR_BYTE0 - Byte 0 */
#define SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE0(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE0_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_1_MSG_HDR_BYTE0_MASK)
/*! @} */

/*! @name PE0_RX_MSG_HDR_2 - PCIe Controller 0 Receive Message Header 2 */
/*! @{ */

#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE7_MASK (0xFFU)
#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE7_SHIFT (0U)
/*! MSG_HDR_BYTE7 - Byte 7 */
#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE7(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE7_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE7_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE6_MASK (0xFF00U)
#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE6_SHIFT (8U)
/*! MSG_HDR_BYTE6 - Byte 6 */
#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE6(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE6_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE6_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE5_MASK (0xFF0000U)
#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE5_SHIFT (16U)
/*! MSG_HDR_BYTE5 - Byte 5 */
#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE5(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE5_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE5_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE4_MASK (0xFF000000U)
#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE4_SHIFT (24U)
/*! MSG_HDR_BYTE4 - Byte 4 */
#define SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE4(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE4_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_2_MSG_HDR_BYTE4_MASK)
/*! @} */

/*! @name PE0_RX_MSG_HDR_3 - PCIe Controller 0 Receive Message Header 3 */
/*! @{ */

#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE11_MASK (0xFFU)
#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE11_SHIFT (0U)
/*! MSG_HDR_BYTE11 - Byte 11 */
#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE11(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE11_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE11_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE10_MASK (0xFF00U)
#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE10_SHIFT (8U)
/*! MSG_HDR_BYTE10 - Byte 10 */
#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE10(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE10_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE10_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE9_MASK (0xFF0000U)
#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE9_SHIFT (16U)
/*! MSG_HDR_BYTE9 - Byte 9 */
#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE9(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE9_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE9_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE8_MASK (0xFF000000U)
#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE8_SHIFT (24U)
/*! MSG_HDR_BYTE8 - Byte 8 */
#define SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE8(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE8_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_3_MSG_HDR_BYTE8_MASK)
/*! @} */

/*! @name PE0_RX_MSG_HDR_4 - PCIe Controller 0 Receive Message Header 4 */
/*! @{ */

#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE15_MASK (0xFFU)
#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE15_SHIFT (0U)
/*! MSG_HDR_BYTE15 - Byte 15 */
#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE15(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE15_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE15_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE14_MASK (0xFF00U)
#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE14_SHIFT (8U)
/*! MSG_HDR_BYTE14 - Byte 14 */
#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE14(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE14_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE14_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE13_MASK (0xFF0000U)
#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE13_SHIFT (16U)
/*! MSG_HDR_BYTE13 - Byte 13 */
#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE13(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE13_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE13_MASK)

#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE12_MASK (0xFF000000U)
#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE12_SHIFT (24U)
/*! MSG_HDR_BYTE12 - Byte 12 */
#define SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE12(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE12_SHIFT)) & SerDes_SS_PE0_RX_MSG_HDR_4_MSG_HDR_BYTE12_MASK)
/*! @} */

/*! @name PE0_RX_MSG_STS - PCIe Controller 0 Receive Message Status */
/*! @{ */

#define SerDes_SS_PE0_RX_MSG_STS_LTR_MSG_RCVD_STS_MASK (0x1U)
#define SerDes_SS_PE0_RX_MSG_STS_LTR_MSG_RCVD_STS_SHIFT (0U)
/*! LTR_MSG_RCVD_STS - LTR message receive indication
 *  0b0..No new LTR message is received
 *  0b1..Controller has received and LTR message
 */
#define SerDes_SS_PE0_RX_MSG_STS_LTR_MSG_RCVD_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_STS_LTR_MSG_RCVD_STS_SHIFT)) & SerDes_SS_PE0_RX_MSG_STS_LTR_MSG_RCVD_STS_MASK)

#define SerDes_SS_PE0_RX_MSG_STS_SET_SLOT_PWR_RCVD_STS_MASK (0x2U)
#define SerDes_SS_PE0_RX_MSG_STS_SET_SLOT_PWR_RCVD_STS_SHIFT (1U)
/*! SET_SLOT_PWR_RCVD_STS - Set_Slot_Power_Limit message
 *  0b0..Message not received
 *  0b1..Message received
 */
#define SerDes_SS_PE0_RX_MSG_STS_SET_SLOT_PWR_RCVD_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_STS_SET_SLOT_PWR_RCVD_STS_SHIFT)) & SerDes_SS_PE0_RX_MSG_STS_SET_SLOT_PWR_RCVD_STS_MASK)

#define SerDes_SS_PE0_RX_MSG_STS_PME_TO_ACK_STS_MASK (0x800U)
#define SerDes_SS_PE0_RX_MSG_STS_PME_TO_ACK_STS_SHIFT (11U)
/*! PME_TO_ACK_STS - PME_TO_Ack message status
 *  0b0..Not captured
 *  0b1..Captured
 */
#define SerDes_SS_PE0_RX_MSG_STS_PME_TO_ACK_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_STS_PME_TO_ACK_STS_SHIFT)) & SerDes_SS_PE0_RX_MSG_STS_PME_TO_ACK_STS_MASK)

#define SerDes_SS_PE0_RX_MSG_STS_PM_PME_STS_MASK (0x1000U)
#define SerDes_SS_PE0_RX_MSG_STS_PM_PME_STS_SHIFT (12U)
/*! PM_PME_STS - PM_PME Message Status
 *  0b0..Not captured
 *  0b1..Captured
 */
#define SerDes_SS_PE0_RX_MSG_STS_PM_PME_STS(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_STS_PM_PME_STS_SHIFT)) & SerDes_SS_PE0_RX_MSG_STS_PM_PME_STS_MASK)

#define SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE0_STS_MASK (0x20000U)
#define SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE0_STS_SHIFT (17U)
/*! VDM_TYPE0_STS - Vendor-Defined Type 0 Message Status
 *  0b0..Not captured
 *  0b1..Captured
 */
#define SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE0_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE0_STS_SHIFT)) & SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE0_STS_MASK)

#define SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE1_STS_MASK (0x40000U)
#define SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE1_STS_SHIFT (18U)
/*! VDM_TYPE1_STS - Vendor-Defined Type 1 Message Status
 *  0b0..Not captured
 *  0b1..Captured
 */
#define SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE1_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE1_STS_SHIFT)) & SerDes_SS_PE0_RX_MSG_STS_VDM_TYPE1_STS_MASK)

#define SerDes_SS_PE0_RX_MSG_STS_PME_TURN_OFF_STS_MASK (0x80000U)
#define SerDes_SS_PE0_RX_MSG_STS_PME_TURN_OFF_STS_SHIFT (19U)
/*! PME_TURN_OFF_STS - PME_Turn_Off Message Status
 *  0b0..Not captured
 *  0b1..Captured
 */
#define SerDes_SS_PE0_RX_MSG_STS_PME_TURN_OFF_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_STS_PME_TURN_OFF_STS_SHIFT)) & SerDes_SS_PE0_RX_MSG_STS_PME_TURN_OFF_STS_MASK)

#define SerDes_SS_PE0_RX_MSG_STS_UNLOCK_STS_MASK (0x100000U)
#define SerDes_SS_PE0_RX_MSG_STS_UNLOCK_STS_SHIFT (20U)
/*! UNLOCK_STS - Unlock Message Status
 *  0b0..Not captured
 *  0b1..Captured
 */
#define SerDes_SS_PE0_RX_MSG_STS_UNLOCK_STS(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_STS_UNLOCK_STS_SHIFT)) & SerDes_SS_PE0_RX_MSG_STS_UNLOCK_STS_MASK)

#define SerDes_SS_PE0_RX_MSG_STS_MSGQ_OVERFLOW_MASK (0x80000000U)
#define SerDes_SS_PE0_RX_MSG_STS_MSGQ_OVERFLOW_SHIFT (31U)
/*! MSGQ_OVERFLOW - Receive Message Queue Overflow Status */
#define SerDes_SS_PE0_RX_MSG_STS_MSGQ_OVERFLOW(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_STS_MSGQ_OVERFLOW_SHIFT)) & SerDes_SS_PE0_RX_MSG_STS_MSGQ_OVERFLOW_MASK)
/*! @} */

/*! @name PE0_RX_MSG_CAP_CTRL - PCIe Controller 0 Receive Message Capture Control */
/*! @{ */

#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TO_ACK_MASK (0x800U)
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TO_ACK_SHIFT (11U)
/*! CAP_PME_TO_ACK - Capture PME_TO_Ack Message In Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TO_ACK(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TO_ACK_SHIFT)) & SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TO_ACK_MASK)

#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PM_PME_MASK (0x1000U)
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PM_PME_SHIFT (12U)
/*! CAP_PM_PME - Capture PM_PME Message In Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PM_PME(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PM_PME_SHIFT)) & SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PM_PME_MASK)

#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_LTR_MSG_MASK (0x10000U)
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_LTR_MSG_SHIFT (16U)
/*! CAP_LTR_MSG - Received message header capture enable for LTR messages.
 *  0b0..Disable Header capture
 *  0b1..Enable capture enabled
 */
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_LTR_MSG(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_LTR_MSG_SHIFT)) & SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_LTR_MSG_MASK)

#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE0_MASK (0x20000U)
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE0_SHIFT (17U)
/*! CAP_VDM_TYPE0 - Capture Vendor-Defined Type 0 Message in Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE0(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE0_SHIFT)) & SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE0_MASK)

#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE1_MASK (0x40000U)
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE1_SHIFT (18U)
/*! CAP_VDM_TYPE1 - Capture Vendor-Defined Type 1 Message in Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE1(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE1_SHIFT)) & SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_VDM_TYPE1_MASK)

#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TURN_OFF_MASK (0x80000U)
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TURN_OFF_SHIFT (19U)
/*! CAP_PME_TURN_OFF - Capture PME_Turn_Off Message in Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TURN_OFF(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TURN_OFF_SHIFT)) & SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_PME_TURN_OFF_MASK)

#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_UNLOCK_MASK (0x100000U)
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_UNLOCK_SHIFT (20U)
/*! CAP_UNLOCK - Capture Unlock message in received Message Header register.
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_UNLOCK_SHIFT)) & SerDes_SS_PE0_RX_MSG_CAP_CTRL_CAP_UNLOCK_MASK)
/*! @} */

/*! @name PE0_RX_MSG_INT_CTRL - PCIe Controller 0 Receive Message Interrupt Control */
/*! @{ */

#define SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TO_ACK_INT_EN_MASK (0x800U)
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TO_ACK_INT_EN_SHIFT (11U)
/*! PME_TO_ACK_INT_EN - Interrupt Enable when PME_TO_Ack Message in Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TO_ACK_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TO_ACK_INT_EN_SHIFT)) & SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TO_ACK_INT_EN_MASK)

#define SerDes_SS_PE0_RX_MSG_INT_CTRL_PM_PME_INT_EN_MASK (0x1000U)
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_PM_PME_INT_EN_SHIFT (12U)
/*! PM_PME_INT_EN - Interrupt Enable when PM_PME Message in Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_PM_PME_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_INT_CTRL_PM_PME_INT_EN_SHIFT)) & SerDes_SS_PE0_RX_MSG_INT_CTRL_PM_PME_INT_EN_MASK)

#define SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE0_INT_EN_MASK (0x20000U)
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE0_INT_EN_SHIFT (17U)
/*! VDM_TYPE0_INT_EN - Interrupt Enable when Vendor-Defined Type 0 Message in Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE0_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE0_INT_EN_SHIFT)) & SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE0_INT_EN_MASK)

#define SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE1_INT_EN_MASK (0x40000U)
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE1_INT_EN_SHIFT (18U)
/*! VDM_TYPE1_INT_EN - Interrupt Enable when Vendor-Defined Type 1 Message in Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE1_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE1_INT_EN_SHIFT)) & SerDes_SS_PE0_RX_MSG_INT_CTRL_VDM_TYPE1_INT_EN_MASK)

#define SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TURN_OFF_INT_EN_MASK (0x80000U)
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TURN_OFF_INT_EN_SHIFT (19U)
/*! PME_TURN_OFF_INT_EN - Interrupt Enable when PME_Turn_Off Message in Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TURN_OFF_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TURN_OFF_INT_EN_SHIFT)) & SerDes_SS_PE0_RX_MSG_INT_CTRL_PME_TURN_OFF_INT_EN_MASK)

#define SerDes_SS_PE0_RX_MSG_INT_CTRL_UNLOCK_INT_EN_MASK (0x100000U)
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_UNLOCK_INT_EN_SHIFT (20U)
/*! UNLOCK_INT_EN - Interrupt Enable when Unlock Message in Received Message Header Register
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_UNLOCK_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_INT_CTRL_UNLOCK_INT_EN_SHIFT)) & SerDes_SS_PE0_RX_MSG_INT_CTRL_UNLOCK_INT_EN_MASK)

#define SerDes_SS_PE0_RX_MSG_INT_CTRL_MSGQ_OVERFLOW_INT_EN_MASK (0x80000000U)
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_MSGQ_OVERFLOW_INT_EN_SHIFT (31U)
/*! MSGQ_OVERFLOW_INT_EN - Interrupt Enable when Message Queue Overflows
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_RX_MSG_INT_CTRL_MSGQ_OVERFLOW_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_RX_MSG_INT_CTRL_MSGQ_OVERFLOW_INT_EN_SHIFT)) & SerDes_SS_PE0_RX_MSG_INT_CTRL_MSGQ_OVERFLOW_INT_EN_MASK)
/*! @} */

/*! @name PE0_LINK_DBG_1 - PCIe Controller 0 Link Debug 1 */
/*! @{ */

#define SerDes_SS_PE0_LINK_DBG_1_RECEIVER_DETECTED_MASK (0x1U)
#define SerDes_SS_PE0_LINK_DBG_1_RECEIVER_DETECTED_SHIFT (0U)
/*! RECEIVER_DETECTED - Receiver Detected On Lanes */
#define SerDes_SS_PE0_LINK_DBG_1_RECEIVER_DETECTED(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_1_RECEIVER_DETECTED_SHIFT)) & SerDes_SS_PE0_LINK_DBG_1_RECEIVER_DETECTED_MASK)

#define SerDes_SS_PE0_LINK_DBG_1_SYMBOL_LOCK_MASK (0x10000U)
#define SerDes_SS_PE0_LINK_DBG_1_SYMBOL_LOCK_SHIFT (16U)
/*! SYMBOL_LOCK - Symbol Lock */
#define SerDes_SS_PE0_LINK_DBG_1_SYMBOL_LOCK(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_1_SYMBOL_LOCK_SHIFT)) & SerDes_SS_PE0_LINK_DBG_1_SYMBOL_LOCK_MASK)
/*! @} */

/*! @name PE0_LINK_DBG_2 - PCIe Controller 0 Link Debug 2 */
/*! @{ */

#define SerDes_SS_PE0_LINK_DBG_2_SMLH_LTSSM_STATE_MASK (0x3FU)
#define SerDes_SS_PE0_LINK_DBG_2_SMLH_LTSSM_STATE_SHIFT (0U)
/*! SMLH_LTSSM_STATE - LTSSM State
 *  0b000000..S_DETECT_QUIET
 *  0b000001..S_DETECT_ACT
 *  0b000010..S_POLL_ACTIVE
 *  0b000011..S_POLL_COMPLIANCE
 *  0b000100..S_POLL_CONFIG
 *  0b000101..S_PRE_DETECT_QUIET
 *  0b000110..S_DETECT_WAIT
 *  0b000111..S_CFG_LINKWD_START
 *  0b001000..S_CFG_LINKWD_ACEPT
 *  0b001001..S_CFG_LANENUM_WAI
 *  0b001010..S_CFG_LANENUM_ACEPT
 *  0b001011..S_CFG_COMPLETE
 *  0b001100..S_CFG_IDLE
 *  0b001101..S_RCVRY_LOCK
 *  0b001110..S_RCVRY_SPEED
 *  0b001111..S_RCVRY_RCVRCFG
 *  0b010000..S_RCVRY_IDLE
 *  0b010001..S_L0
 *  0b010010..S_L0S
 *  0b010011..S_L123_SEND_EIDLE
 *  0b010100..S_L1_IDLE
 *  0b010101..S_L2_IDLE
 *  0b010110..S_L2_WAKE
 *  0b010111..S_DISABLED_ENTRY
 *  0b011000..S_DISABLED_IDLE
 *  0b011001..S_DISABLED
 *  0b011010..S_LPBK_ENTRY
 *  0b011011..S_LPBK_ACTIVE
 *  0b011100..S_LPBK_EXIT
 *  0b011101..S_LPBK_EXIT_TIMEOUT
 *  0b011110..S_HOT_RESET_ENTRY
 *  0b011111..S_HOT_RESET
 *  0b100000..S_RCVRY_EQ0
 *  0b100001..S_RCVRY_EQ1
 *  0b100010..S_RCVRY_EQ2
 *  0b100011..S_RCVRY_EQ3
 */
#define SerDes_SS_PE0_LINK_DBG_2_SMLH_LTSSM_STATE(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_SMLH_LTSSM_STATE_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_SMLH_LTSSM_STATE_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_SMLH_LINK_UP_MASK (0x40U)
#define SerDes_SS_PE0_LINK_DBG_2_SMLH_LINK_UP_SHIFT (6U)
/*! SMLH_LINK_UP - PHY Link Up or Down Indicator
 *  0b0..Down
 *  0b1..Up
 */
#define SerDes_SS_PE0_LINK_DBG_2_SMLH_LINK_UP(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_SMLH_LINK_UP_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_SMLH_LINK_UP_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_RDLH_LINK_UP_MASK (0x80U)
#define SerDes_SS_PE0_LINK_DBG_2_RDLH_LINK_UP_SHIFT (7U)
/*! RDLH_LINK_UP - Data Link Layer Up or Down Indicator */
#define SerDes_SS_PE0_LINK_DBG_2_RDLH_LINK_UP(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_RDLH_LINK_UP_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_RDLH_LINK_UP_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_RATE_MASK       (0x300U)
#define SerDes_SS_PE0_LINK_DBG_2_RATE_SHIFT      (8U)
/*! RATE - Link Signaling Rate
 *  0b00..2.5 GT/s
 *  0b01..5.0 GT/s
 *  0b10..8.0 GT/s
 *  0b11..Reserved
 */
#define SerDes_SS_PE0_LINK_DBG_2_RATE(x)         (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_RATE_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_RATE_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_PHY_POWRDOWN_MASK (0x1C00U)
#define SerDes_SS_PE0_LINK_DBG_2_PHY_POWRDOWN_SHIFT (10U)
/*! PHY_POWRDOWN - PHY Power State
 *  0b000..P0 (L0): Normal
 *  0b001..P0s (L0s): Low recovery time, power saving
 *  0b010..P1 (L1): Longer recovery time, additional power saving
 *  0b011..P2 (L2): Lowest power state
 */
#define SerDes_SS_PE0_LINK_DBG_2_PHY_POWRDOWN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_PHY_POWRDOWN_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_PHY_POWRDOWN_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_VC0_Q_NOT_EMPTY_MASK (0x10000U)
#define SerDes_SS_PE0_LINK_DBG_2_VC0_Q_NOT_EMPTY_SHIFT (16U)
/*! VC0_Q_NOT_EMPTY - VC0 Queue Not Empty
 *  0b0..Empty
 *  0b1..Not empty
 */
#define SerDes_SS_PE0_LINK_DBG_2_VC0_Q_NOT_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_VC0_Q_NOT_EMPTY_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_VC0_Q_NOT_EMPTY_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_RADM_XFER_PENDING_MASK (0x100000U)
#define SerDes_SS_PE0_LINK_DBG_2_RADM_XFER_PENDING_SHIFT (20U)
/*! RADM_XFER_PENDING - Receive Request Pending Status
 *  0b0..No pending request
 *  0b1..Pending request exists
 */
#define SerDes_SS_PE0_LINK_DBG_2_RADM_XFER_PENDING(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_RADM_XFER_PENDING_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_RADM_XFER_PENDING_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_EDMA_XFER_PENDING_MASK (0x200000U)
#define SerDes_SS_PE0_LINK_DBG_2_EDMA_XFER_PENDING_SHIFT (21U)
/*! EDMA_XFER_PENDING - eDMA Transfer Pending Status
 *  0b0..No pending request
 *  0b1..Pending request exists
 */
#define SerDes_SS_PE0_LINK_DBG_2_EDMA_XFER_PENDING(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_EDMA_XFER_PENDING_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_EDMA_XFER_PENDING_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_BRDG_DBI_XFER_PENDING_MASK (0x400000U)
#define SerDes_SS_PE0_LINK_DBG_2_BRDG_DBI_XFER_PENDING_SHIFT (22U)
/*! BRDG_DBI_XFER_PENDING - AXI Slave DBI Transfer Pending Status
 *  0b0..No pending request
 *  0b1..Pending request exists
 */
#define SerDes_SS_PE0_LINK_DBG_2_BRDG_DBI_XFER_PENDING(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_BRDG_DBI_XFER_PENDING_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_BRDG_DBI_XFER_PENDING_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_BRDG_SLV_XFER_PENDING_MASK (0x800000U)
#define SerDes_SS_PE0_LINK_DBG_2_BRDG_SLV_XFER_PENDING_SHIFT (23U)
/*! BRDG_SLV_XFER_PENDING - AXI Slave Non-DBI Transfer Pending Status
 *  0b0..No pending request
 *  0b1..Pending request exists
 */
#define SerDes_SS_PE0_LINK_DBG_2_BRDG_SLV_XFER_PENDING(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_BRDG_SLV_XFER_PENDING_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_BRDG_SLV_XFER_PENDING_MASK)

#define SerDes_SS_PE0_LINK_DBG_2_CDM_IN_RESET_MASK (0x1000000U)
#define SerDes_SS_PE0_LINK_DBG_2_CDM_IN_RESET_SHIFT (24U)
/*! CDM_IN_RESET - CDM Register In Reset
 *  0b0..Not in reset, or will not be reset
 *  0b1..In reset, or will be reset
 */
#define SerDes_SS_PE0_LINK_DBG_2_CDM_IN_RESET(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_LINK_DBG_2_CDM_IN_RESET_SHIFT)) & SerDes_SS_PE0_LINK_DBG_2_CDM_IN_RESET_MASK)
/*! @} */

/*! @name PE0_AXI_MSTR_DBG_1 - PCIe Controller 0 AXI Master Debug 1 */
/*! @{ */

#define SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ_MASK (0xFFFFU)
#define SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ_SHIFT (0U)
/*! MSTR_WR_REQ - AXI Master Write Request Counter */
#define SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ_SHIFT)) & SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ_MASK)

#define SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ_PEND_MASK (0xFF0000U)
#define SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ_PEND_SHIFT (16U)
/*! MSTR_WR_REQ_PEND - AXI Master Write Pending Request Counter */
#define SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ_PEND(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ_PEND_SHIFT)) & SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_REQ_PEND_MASK)

#define SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_ERR_MASK (0xFF000000U)
#define SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_ERR_SHIFT (24U)
/*! MSTR_WR_ERR - AXI Master Write Response Error Counter */
#define SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_ERR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_ERR_SHIFT)) & SerDes_SS_PE0_AXI_MSTR_DBG_1_MSTR_WR_ERR_MASK)
/*! @} */

/*! @name PE0_AXI_MSTR_DBG_2 - PCIe Controller 0 AXI Master Debug 2 */
/*! @{ */

#define SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ_MASK (0xFFFFU)
#define SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ_SHIFT (0U)
/*! MSTR_RD_REQ - AXI Master Read Request Counter */
#define SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ_SHIFT)) & SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ_MASK)

#define SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ_PEND_MASK (0xFF0000U)
#define SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ_PEND_SHIFT (16U)
/*! MSTR_RD_REQ_PEND - AXI Master Read Pending Request Counter */
#define SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ_PEND(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ_PEND_SHIFT)) & SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_REQ_PEND_MASK)

#define SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_ERR_MASK (0xFF000000U)
#define SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_ERR_SHIFT (24U)
/*! MSTR_RD_ERR - AXI Master Read Response Error Counter */
#define SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_ERR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_ERR_SHIFT)) & SerDes_SS_PE0_AXI_MSTR_DBG_2_MSTR_RD_ERR_MASK)
/*! @} */

/*! @name PE0_AXI_SLV_DBG_1 - PCIe Controller 0 AXI Slave Debug 1 */
/*! @{ */

#define SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ_MASK (0xFFFFU)
#define SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ_SHIFT (0U)
/*! SLV_WR_REQ - AXI Slave Write Request Counter */
#define SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ_SHIFT)) & SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ_MASK)

#define SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ_PEND_MASK (0xFF0000U)
#define SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ_PEND_SHIFT (16U)
/*! SLV_WR_REQ_PEND - AXI Slave Write Pending Request Counter */
#define SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ_PEND(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ_PEND_SHIFT)) & SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_REQ_PEND_MASK)

#define SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_ERR_MASK (0xFF000000U)
#define SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_ERR_SHIFT (24U)
/*! SLV_WR_ERR - AXI Slave Write Response Error Counter */
#define SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_ERR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_ERR_SHIFT)) & SerDes_SS_PE0_AXI_SLV_DBG_1_SLV_WR_ERR_MASK)
/*! @} */

/*! @name PE0_AXI_SLV_DBG_2 - PCIe Controller 0 AXI Slave Debug 2 */
/*! @{ */

#define SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ_MASK (0xFFFFU)
#define SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ_SHIFT (0U)
/*! SLV_RD_REQ - AXI Slave Read Request Counter */
#define SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ_SHIFT)) & SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ_MASK)

#define SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ_PEND_MASK (0xFF0000U)
#define SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ_PEND_SHIFT (16U)
/*! SLV_RD_REQ_PEND - AXI Slave Read Pending Request Counter */
#define SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ_PEND(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ_PEND_SHIFT)) & SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_REQ_PEND_MASK)

#define SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_ERR_MASK (0xFF000000U)
#define SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_ERR_SHIFT (24U)
/*! SLV_RD_ERR - AXI Slave Read Response Error Counter */
#define SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_ERR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_ERR_SHIFT)) & SerDes_SS_PE0_AXI_SLV_DBG_2_SLV_RD_ERR_MASK)
/*! @} */

/*! @name PE0_ERR_STS - PCIe Controller 0 Error Status */
/*! @{ */

#define SerDes_SS_PE0_ERR_STS_RTLH_REQ_LINK_RETRAIN_MASK (0x4U)
#define SerDes_SS_PE0_ERR_STS_RTLH_REQ_LINK_RETRAIN_SHIFT (2U)
/*! RTLH_REQ_LINK_RETRAIN - Received watchdog timer expired
 *  0b0..Watchdog timer not expired
 *  0b1..Watchdog timer expired
 */
#define SerDes_SS_PE0_ERR_STS_RTLH_REQ_LINK_RETRAIN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_STS_RTLH_REQ_LINK_RETRAIN_SHIFT)) & SerDes_SS_PE0_ERR_STS_RTLH_REQ_LINK_RETRAIN_MASK)

#define SerDes_SS_PE0_ERR_STS_XDLH_SMLH_START_LINK_RETRAIN_MASK (0x8U)
#define SerDes_SS_PE0_ERR_STS_XDLH_SMLH_START_LINK_RETRAIN_SHIFT (3U)
/*! XDLH_SMLH_START_LINK_RETRAIN - Received watchdog timer expired
 *  0b0..No link retrain request active
 *  0b1..Link retrain request is active
 */
#define SerDes_SS_PE0_ERR_STS_XDLH_SMLH_START_LINK_RETRAIN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_STS_XDLH_SMLH_START_LINK_RETRAIN_SHIFT)) & SerDes_SS_PE0_ERR_STS_XDLH_SMLH_START_LINK_RETRAIN_MASK)

#define SerDes_SS_PE0_ERR_STS_VC_QOVERFLOW_MASK  (0x10000U)
#define SerDes_SS_PE0_ERR_STS_VC_QOVERFLOW_SHIFT (16U)
/*! VC_QOVERFLOW - RADM Queue Overflow Error
 *  0b0..No overflow error detected
 *  0b0..No effect
 *  0b1..Overflow error detected
 *  0b1..Return this field's value to 0
 */
#define SerDes_SS_PE0_ERR_STS_VC_QOVERFLOW(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_STS_VC_QOVERFLOW_SHIFT)) & SerDes_SS_PE0_ERR_STS_VC_QOVERFLOW_MASK)

#define SerDes_SS_PE0_ERR_STS_SMLH_RCVD_LANE_REV_MASK (0x8000000U)
#define SerDes_SS_PE0_ERR_STS_SMLH_RCVD_LANE_REV_SHIFT (27U)
/*! SMLH_RCVD_LANE_REV - Receiver detected lane reversal.
 *  0b0..No lane reversal detected
 *  0b1..Lane reversal detected
 */
#define SerDes_SS_PE0_ERR_STS_SMLH_RCVD_LANE_REV(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_STS_SMLH_RCVD_LANE_REV_SHIFT)) & SerDes_SS_PE0_ERR_STS_SMLH_RCVD_LANE_REV_MASK)

#define SerDes_SS_PE0_ERR_STS_RMLH_DESKEW_ALIGNMENT_ERR_MASK (0x10000000U)
#define SerDes_SS_PE0_ERR_STS_RMLH_DESKEW_ALIGNMENT_ERR_SHIFT (28U)
/*! RMLH_DESKEW_ALIGNMENT_ERR - Deskew logic overflow. */
#define SerDes_SS_PE0_ERR_STS_RMLH_DESKEW_ALIGNMENT_ERR(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_STS_RMLH_DESKEW_ALIGNMENT_ERR_SHIFT)) & SerDes_SS_PE0_ERR_STS_RMLH_DESKEW_ALIGNMENT_ERR_MASK)

#define SerDes_SS_PE0_ERR_STS_LINK_DOWN_STS_MASK (0x40000000U)
#define SerDes_SS_PE0_ERR_STS_LINK_DOWN_STS_SHIFT (30U)
/*! LINK_DOWN_STS - Link Down Event
 *  0b0..No link down error detected
 *  0b0..No effect
 *  0b1..Link down error detected
 *  0b1..Return this field's value to 0
 */
#define SerDes_SS_PE0_ERR_STS_LINK_DOWN_STS(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_STS_LINK_DOWN_STS_SHIFT)) & SerDes_SS_PE0_ERR_STS_LINK_DOWN_STS_MASK)

#define SerDes_SS_PE0_ERR_STS_APBSLV_TIMEOUT_STS_MASK (0x80000000U)
#define SerDes_SS_PE0_ERR_STS_APBSLV_TIMEOUT_STS_SHIFT (31U)
/*! APBSLV_TIMEOUT_STS - APB Slave Timeout Error
 *  0b0..No timeout error detected
 *  0b0..No effect
 *  0b1..Timeout error detected
 *  0b1..Return this field's value to 0
 */
#define SerDes_SS_PE0_ERR_STS_APBSLV_TIMEOUT_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_STS_APBSLV_TIMEOUT_STS_SHIFT)) & SerDes_SS_PE0_ERR_STS_APBSLV_TIMEOUT_STS_MASK)
/*! @} */

/*! @name PE0_ERR_INT_CTRL - PCIe Controller 0 Error Interrupt Control */
/*! @{ */

#define SerDes_SS_PE0_ERR_INT_CTRL_SET_SLOT_PWR_RCVD_INT_EN_MASK (0x2U)
#define SerDes_SS_PE0_ERR_INT_CTRL_SET_SLOT_PWR_RCVD_INT_EN_SHIFT (1U)
/*! SET_SLOT_PWR_RCVD_INT_EN - Interrupt enable for SET_SLOT_PWR_RCVD
 *  0b0..Interrupt Disabled
 *  0b1..Interrupt Enabled
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_SET_SLOT_PWR_RCVD_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_SET_SLOT_PWR_RCVD_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_SET_SLOT_PWR_RCVD_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_RTLH_REQ_LINK_RETRAIN_INT_EN_MASK (0x4U)
#define SerDes_SS_PE0_ERR_INT_CTRL_RTLH_REQ_LINK_RETRAIN_INT_EN_SHIFT (2U)
/*! RTLH_REQ_LINK_RETRAIN_INT_EN - Interrupt enable for PE0_ERR_STS[RTLH_REQ_LINK_RETRAIN]
 *  0b0..Interrupt Disabled
 *  0b1..Interrupt Enabled
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_RTLH_REQ_LINK_RETRAIN_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_RTLH_REQ_LINK_RETRAIN_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_RTLH_REQ_LINK_RETRAIN_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_XDLH_SMLH_START_LINK_RETRAIN_INT_EN_MASK (0x8U)
#define SerDes_SS_PE0_ERR_INT_CTRL_XDLH_SMLH_START_LINK_RETRAIN_INT_EN_SHIFT (3U)
/*! XDLH_SMLH_START_LINK_RETRAIN_INT_EN - Interrupt enable for PE0_ERR_STS[XDLH_SMLH_START_LINK_RETRAIN]
 *  0b0..Interrupt Disabled
 *  0b1..Interrupt Enabled
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_XDLH_SMLH_START_LINK_RETRAIN_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_XDLH_SMLH_START_LINK_RETRAIN_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_XDLH_SMLH_START_LINK_RETRAIN_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_USP_EQ_REDO_EXECUTED_INT_EN_MASK (0x10U)
#define SerDes_SS_PE0_ERR_INT_CTRL_USP_EQ_REDO_EXECUTED_INT_EN_SHIFT (4U)
/*! USP_EQ_REDO_EXECUTED_INT_EN - Enabled interrupt corresponding to USP_EQ_REDO_EXECUTED_INT_STAT
 *  0b0..Interrupt Disabled
 *  0b1..Interrupt Enabled
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_USP_EQ_REDO_EXECUTED_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_USP_EQ_REDO_EXECUTED_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_USP_EQ_REDO_EXECUTED_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_FRONT_INT_EN_MASK (0x20U)
#define SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_FRONT_INT_EN_SHIFT (5U)
/*! TXDATA_PERR_FRONT_INT_EN - Interrupt Enable for Parity Error at Front End of the Transmit Datapath
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_FRONT_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_FRONT_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_FRONT_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_BACK_INT_EN_MASK (0x40U)
#define SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_BACK_INT_EN_SHIFT (6U)
/*! TXDATA_PERR_BACK_INT_EN - Interrupt Enable for Parity Error at Back End of the Transmit Datapath
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_BACK_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_BACK_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_TXDATA_PERR_BACK_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_RXDATA_PERR_INT_EN_MASK (0x80U)
#define SerDes_SS_PE0_ERR_INT_CTRL_RXDATA_PERR_INT_EN_SHIFT (7U)
/*! RXDATA_PERR_INT_EN - Interrupt Enable for Parity Error in the Receive Datapath
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_RXDATA_PERR_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_RXDATA_PERR_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_RXDATA_PERR_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_VC_QOVERFLOW_INT_EN_MASK (0x10000U)
#define SerDes_SS_PE0_ERR_INT_CTRL_VC_QOVERFLOW_INT_EN_SHIFT (16U)
/*! VC_QOVERFLOW_INT_EN - Interrupt Enable for RADM Queue Overflow Error
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_VC_QOVERFLOW_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_VC_QOVERFLOW_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_VC_QOVERFLOW_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_SMLH_RCVD_LANE_REV_INT_EN_MASK (0x8000000U)
#define SerDes_SS_PE0_ERR_INT_CTRL_SMLH_RCVD_LANE_REV_INT_EN_SHIFT (27U)
/*! SMLH_RCVD_LANE_REV_INT_EN - Interrupt enable for PE0_ERR_STS[SMLH_RCVD_LANE_REV]
 *  0b0..Interrupt Disabled
 *  0b1..Interrupt Enabled
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_SMLH_RCVD_LANE_REV_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_SMLH_RCVD_LANE_REV_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_SMLH_RCVD_LANE_REV_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_RMLH_DESKEW_ALIGNMENT_ERR_INT_EN_MASK (0x10000000U)
#define SerDes_SS_PE0_ERR_INT_CTRL_RMLH_DESKEW_ALIGNMENT_ERR_INT_EN_SHIFT (28U)
/*! RMLH_DESKEW_ALIGNMENT_ERR_INT_EN - Interrupt enable for PE0_ERR_STS[RMLH_DESKEW_ALIGNMENT_ERR]
 *  0b0..Interrupt Disabled
 *  0b1..Interrupt Enabled
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_RMLH_DESKEW_ALIGNMENT_ERR_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_RMLH_DESKEW_ALIGNMENT_ERR_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_RMLH_DESKEW_ALIGNMENT_ERR_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_LINK_DOWN_INT_EN_MASK (0x40000000U)
#define SerDes_SS_PE0_ERR_INT_CTRL_LINK_DOWN_INT_EN_SHIFT (30U)
/*! LINK_DOWN_INT_EN - Interrupt Enable for Link Down Event
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_LINK_DOWN_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_LINK_DOWN_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_LINK_DOWN_INT_EN_MASK)

#define SerDes_SS_PE0_ERR_INT_CTRL_APBSLV_TIMEOUT_INT_EN_MASK (0x80000000U)
#define SerDes_SS_PE0_ERR_INT_CTRL_APBSLV_TIMEOUT_INT_EN_SHIFT (31U)
/*! APBSLV_TIMEOUT_INT_EN - Interrupt Enable for APB Slave Timeout Error
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_ERR_INT_CTRL_APBSLV_TIMEOUT_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_ERR_INT_CTRL_APBSLV_TIMEOUT_INT_EN_SHIFT)) & SerDes_SS_PE0_ERR_INT_CTRL_APBSLV_TIMEOUT_INT_EN_MASK)
/*! @} */

/*! @name PE0_INT_STS - PCIe Controller 0 Interrupt Status */
/*! @{ */

#define SerDes_SS_PE0_INT_STS_RX_MSG_INT_STS_MASK (0x2U)
#define SerDes_SS_PE0_INT_STS_RX_MSG_INT_STS_SHIFT (1U)
/*! RX_MSG_INT_STS - Receive Message Interrupt Status */
#define SerDes_SS_PE0_INT_STS_RX_MSG_INT_STS(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_RX_MSG_INT_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_RX_MSG_INT_STS_MASK)

#define SerDes_SS_PE0_INT_STS_ERR_INT_STS_MASK   (0x4U)
#define SerDes_SS_PE0_INT_STS_ERR_INT_STS_SHIFT  (2U)
/*! ERR_INT_STS - Internal Error Interrupt Status */
#define SerDes_SS_PE0_INT_STS_ERR_INT_STS(x)     (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_ERR_INT_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_ERR_INT_STS_MASK)

#define SerDes_SS_PE0_INT_STS_USP_EQ_REDO_EXECUTED_INT_STAT_MASK (0x8U)
#define SerDes_SS_PE0_INT_STS_USP_EQ_REDO_EXECUTED_INT_STAT_SHIFT (3U)
/*! USP_EQ_REDO_EXECUTED_INT_STAT - Interrupt indicating the EQ redo is executed by USP
 *  0b0..EQ Redo is executed
 *  0b1..No EQ Redo executed
 */
#define SerDes_SS_PE0_INT_STS_USP_EQ_REDO_EXECUTED_INT_STAT(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_USP_EQ_REDO_EXECUTED_INT_STAT_SHIFT)) & SerDes_SS_PE0_INT_STS_USP_EQ_REDO_EXECUTED_INT_STAT_MASK)

#define SerDes_SS_PE0_INT_STS_AER_RC_ERR_INT_STS_MASK (0x10U)
#define SerDes_SS_PE0_INT_STS_AER_RC_ERR_INT_STS_SHIFT (4U)
/*! AER_RC_ERR_INT_STS - Root Complex Advanced Error Reporting Status
 *  0b0..Fields in ROOT_ERR_STATUS_OFF are 0 or fields in ROOT_ERR_CMD_OFF are 0
 *  0b1..A field in ROOT_ERR_STATUS_OFF is 1 and its associated error reporting enable field in ROOT_ERR_CMD_OFF is 1
 */
#define SerDes_SS_PE0_INT_STS_AER_RC_ERR_INT_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_AER_RC_ERR_INT_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_AER_RC_ERR_INT_STS_MASK)

#define SerDes_SS_PE0_INT_STS_PME_INT_STS_MASK   (0x20U)
#define SerDes_SS_PE0_INT_STS_PME_INT_STS_SHIFT  (5U)
/*! PME_INT_STS - PME Interrupt Status
 *  0b0..ROOT_CONTROL_ROOT_CAPABILITIES_REG[PCIE_CAP_PME_INT_EN] = 0 or ROOT_STATUS_REG[PCIE_CAP_PME_STATUS] = 0
 *  0b1..ROOT_CONTROL_ROOT_CAPABILITIES_REG[PCIE_CAP_PME_INT_EN] = ROOT_STATUS_REG[PCIE_CAP_PME_STATUS] = 1
 */
#define SerDes_SS_PE0_INT_STS_PME_INT_STS(x)     (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_PME_INT_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_PME_INT_STS_MASK)

#define SerDes_SS_PE0_INT_STS_HP_INT_STS_MASK    (0x40U)
#define SerDes_SS_PE0_INT_STS_HP_INT_STS_SHIFT   (6U)
/*! HP_INT_STS - Hot-Plug Status */
#define SerDes_SS_PE0_INT_STS_HP_INT_STS(x)      (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_HP_INT_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_HP_INT_STS_MASK)

#define SerDes_SS_PE0_INT_STS_SYS_ERR_RC_STS_MASK (0x80U)
#define SerDes_SS_PE0_INT_STS_SYS_ERR_RC_STS_SHIFT (7U)
/*! SYS_ERR_RC_STS - System Error Status
 *  0b0..No device reports any system error, or the error-reporting enable fields in ROOT_CONTROL_ROOT_CAPABILITIES_REG are 0
 *  0b1..A device reports a system error and the associated error-reporting enable field in ROOT_CONTROL_ROOT_CAPABILITIES_REG = 1
 */
#define SerDes_SS_PE0_INT_STS_SYS_ERR_RC_STS(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_SYS_ERR_RC_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_SYS_ERR_RC_STS_MASK)

#define SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_INT_STS_MASK (0x100U)
#define SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_INT_STS_SHIFT (8U)
/*! LINK_AUTO_BW_INT_STS - Link Autonomous Bandwidth Interrupt Status
 *  0b0..The conditions in the field description are not met
 *  0b1..The conditions in the field description are met
 */
#define SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_INT_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_INT_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_INT_STS_MASK)

#define SerDes_SS_PE0_INT_STS_BW_MGT_INT_STS_MASK (0x200U)
#define SerDes_SS_PE0_INT_STS_BW_MGT_INT_STS_SHIFT (9U)
/*! BW_MGT_INT_STS - Link Bandwidth Management Interrupt Status
 *  0b0..The conditions in the field description are not met
 *  0b1..The conditions in the field description are met
 */
#define SerDes_SS_PE0_INT_STS_BW_MGT_INT_STS(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_BW_MGT_INT_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_BW_MGT_INT_STS_MASK)

#define SerDes_SS_PE0_INT_STS_LINK_EQ_REQ_INT_STS_MASK (0x400U)
#define SerDes_SS_PE0_INT_STS_LINK_EQ_REQ_INT_STS_SHIFT (10U)
/*! LINK_EQ_REQ_INT_STS - Link Equalization Request Interrupt Status
 *  0b0..LINK_CONTROL2_LINK_STATUS2_REG[PCIE_CAP_LINK_EQ_REQ] = 0 or LINK_CONTROL3_REG[EQ_REQ_INT_EN] = 0
 *  0b1..LINK_CONTROL2_LINK_STATUS2_REG[PCIE_CAP_LINK_EQ_REQ] = LINK_CONTROL3_REG[EQ_REQ_INT_EN] = 1
 */
#define SerDes_SS_PE0_INT_STS_LINK_EQ_REQ_INT_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_LINK_EQ_REQ_INT_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_LINK_EQ_REQ_INT_STS_MASK)

#define SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_MSI_STS_MASK (0x1000U)
#define SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_MSI_STS_SHIFT (12U)
/*! LINK_AUTO_BW_MSI_STS - Link Autonomous Bandwidth MSI Status
 *  0b0..The conditions in the field description are not met
 *  0b1..The conditions in the field description are met
 */
#define SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_MSI_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_MSI_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_LINK_AUTO_BW_MSI_STS_MASK)

#define SerDes_SS_PE0_INT_STS_BW_MGT_MSI_STS_MASK (0x2000U)
#define SerDes_SS_PE0_INT_STS_BW_MGT_MSI_STS_SHIFT (13U)
/*! BW_MGT_MSI_STS - Link Bandwidth Management MSI Status
 *  0b0..The conditions in the field description are not met
 *  0b1..The conditions in the field description are met
 */
#define SerDes_SS_PE0_INT_STS_BW_MGT_MSI_STS(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_BW_MGT_MSI_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_BW_MGT_MSI_STS_MASK)

#define SerDes_SS_PE0_INT_STS_PM_LINKST_ENTR_L1SUB_STS_MASK (0x1000000U)
#define SerDes_SS_PE0_INT_STS_PM_LINKST_ENTR_L1SUB_STS_SHIFT (24U)
/*! PM_LINKST_ENTR_L1SUB_STS - Indicates that the controller has entered in the L1 substate. */
#define SerDes_SS_PE0_INT_STS_PM_LINKST_ENTR_L1SUB_STS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_PM_LINKST_ENTR_L1SUB_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_PM_LINKST_ENTR_L1SUB_STS_MASK)

#define SerDes_SS_PE0_INT_STS_FLRIN_STS_MASK     (0x20000000U)
#define SerDes_SS_PE0_INT_STS_FLRIN_STS_SHIFT    (29U)
/*! FLRIN_STS - FLR Interrupt Status
 *  0b0..No interrupt pending
 *  0b1..Interrupt is pending
 */
#define SerDes_SS_PE0_INT_STS_FLRIN_STS(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_INT_STS_FLRIN_STS_SHIFT)) & SerDes_SS_PE0_INT_STS_FLRIN_STS_MASK)
/*! @} */

/*! @name PE0_MSI_GEN_CTRL - PCIe Controller 0 MSI Generation Control */
/*! @{ */

#define SerDes_SS_PE0_MSI_GEN_CTRL_MSI_INT_MASK  (0xFFFFFFFFU)
#define SerDes_SS_PE0_MSI_GEN_CTRL_MSI_INT_SHIFT (0U)
/*! MSI_INT - MSI Vector */
#define SerDes_SS_PE0_MSI_GEN_CTRL_MSI_INT(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_MSI_GEN_CTRL_MSI_INT_SHIFT)) & SerDes_SS_PE0_MSI_GEN_CTRL_MSI_INT_MASK)
/*! @} */

/*! @name PE0_FSM_TRACK_1 - PCIe Controller 0 FSM Track 1 */
/*! @{ */

#define SerDes_SS_PE0_FSM_TRACK_1_FSM_TRIG_MASK  (0x3FU)
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_TRIG_SHIFT (0U)
/*! FSM_TRIG - Trigger State Of FSM Track */
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_TRIG(x)    (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_FSM_TRIG_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_FSM_TRIG_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_FSM_MON_EN_MASK (0x40U)
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_MON_EN_SHIFT (6U)
/*! FSM_MON_EN - FSM Track Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_MON_EN(x)  (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_FSM_MON_EN_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_FSM_MON_EN_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_FSM_1_MASK     (0x3F00U)
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_1_SHIFT    (8U)
/*! FSM_1 - FSM State 1 */
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_1(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_FSM_1_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_FSM_1_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_1_MASK (0x4000U)
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_1_SHIFT (14U)
/*! EVENT_A_1 - TS1 Status In FSM State 1
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_1(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_1_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_1_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_1_MASK (0x8000U)
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_1_SHIFT (15U)
/*! EVENT_B_1 - TS2 Status In FSM State 1
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_1(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_1_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_1_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_FSM_2_MASK     (0x3F0000U)
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_2_SHIFT    (16U)
/*! FSM_2 - FSM State 2 */
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_2(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_FSM_2_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_FSM_2_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_2_MASK (0x400000U)
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_2_SHIFT (22U)
/*! EVENT_A_2 - TS1 Status In FSM State 2
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_2(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_2_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_2_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_2_MASK (0x800000U)
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_2_SHIFT (23U)
/*! EVENT_B_2 - TS2 Status In FSM State 2
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_2(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_2_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_2_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_FSM_3_MASK     (0x3F000000U)
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_3_SHIFT    (24U)
/*! FSM_3 - FSM State 3 */
#define SerDes_SS_PE0_FSM_TRACK_1_FSM_3(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_FSM_3_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_FSM_3_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_3_MASK (0x40000000U)
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_3_SHIFT (30U)
/*! EVENT_A_3 - TS1 Status in FSM State 3
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_3(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_3_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_EVENT_A_3_MASK)

#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_3_MASK (0x80000000U)
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_3_SHIFT (31U)
/*! EVENT_B_3 - TS2 Status in FSM State 3
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_3(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_3_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_1_EVENT_B_3_MASK)
/*! @} */

/*! @name PE0_FSM_TRACK_2 - PCIe Controller 0 FSM Track 2 */
/*! @{ */

#define SerDes_SS_PE0_FSM_TRACK_2_FSM_4_MASK     (0x3FU)
#define SerDes_SS_PE0_FSM_TRACK_2_FSM_4_SHIFT    (0U)
/*! FSM_4 - FSM State 4 */
#define SerDes_SS_PE0_FSM_TRACK_2_FSM_4(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_FSM_4_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_FSM_4_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_4_MASK (0x40U)
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_4_SHIFT (6U)
/*! EVENT_A_4 - TS1 Status in FSM State 4
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_4(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_4_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_4_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_4_MASK (0x80U)
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_4_SHIFT (7U)
/*! EVENT_B_4 - TS2 Status in FSM State 4
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_4(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_4_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_4_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_FSM_5_MASK     (0x3F00U)
#define SerDes_SS_PE0_FSM_TRACK_2_FSM_5_SHIFT    (8U)
/*! FSM_5 - FSM State 5 */
#define SerDes_SS_PE0_FSM_TRACK_2_FSM_5(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_FSM_5_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_FSM_5_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_5_MASK (0x4000U)
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_5_SHIFT (14U)
/*! EVENT_A_5 - TS1 Status in FSM State 5
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_5(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_5_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_5_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_5_MASK (0x8000U)
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_5_SHIFT (15U)
/*! EVENT_B_5 - TS2 Status in FSM State 5
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_5(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_5_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_5_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_FSM_6_MASK     (0x3F0000U)
#define SerDes_SS_PE0_FSM_TRACK_2_FSM_6_SHIFT    (16U)
/*! FSM_6 - FSM State 6 */
#define SerDes_SS_PE0_FSM_TRACK_2_FSM_6(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_FSM_6_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_FSM_6_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_6_MASK (0x400000U)
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_6_SHIFT (22U)
/*! EVENT_A_6 - TS1 Status in FSM State 6
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_6(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_6_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_6_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_6_MASK (0x800000U)
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_6_SHIFT (23U)
/*! EVENT_B_6 - TS2 Status in FSM State 6
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_6(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_6_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_6_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_FSM_7_MASK     (0x3F000000U)
#define SerDes_SS_PE0_FSM_TRACK_2_FSM_7_SHIFT    (24U)
/*! FSM_7 - FSM State 7 */
#define SerDes_SS_PE0_FSM_TRACK_2_FSM_7(x)       (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_FSM_7_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_FSM_7_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_7_MASK (0x40000000U)
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_7_SHIFT (30U)
/*! EVENT_A_7 - TS1 Status in FSM State 7
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_7(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_7_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_EVENT_A_7_MASK)

#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_7_MASK (0x80000000U)
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_7_SHIFT (31U)
/*! EVENT_B_7 - TS2 Status in FSM State 7
 *  0b0..Not received
 *  0b1..Received
 */
#define SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_7(x)   (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_7_SHIFT)) & SerDes_SS_PE0_FSM_TRACK_2_EVENT_B_7_MASK)
/*! @} */

/*! @name APB_BRIDGE_TO_CTRL - APB Bridge Timeout Control */
/*! @{ */

#define SerDes_SS_APB_BRIDGE_TO_CTRL_APBCLK_FREQ_MASK (0x3FFU)
#define SerDes_SS_APB_BRIDGE_TO_CTRL_APBCLK_FREQ_SHIFT (0U)
/*! APBCLK_FREQ - APB Clock Frequency (MHz) */
#define SerDes_SS_APB_BRIDGE_TO_CTRL_APBCLK_FREQ(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_APB_BRIDGE_TO_CTRL_APBCLK_FREQ_SHIFT)) & SerDes_SS_APB_BRIDGE_TO_CTRL_APBCLK_FREQ_MASK)

#define SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMEOUT_DIS_MASK (0x400U)
#define SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMEOUT_DIS_SHIFT (10U)
/*! APB_TIMEOUT_DIS - APB Timeout Control Disable
 *  0b0..Enable
 *  0b1..Disable
 */
#define SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMEOUT_DIS(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMEOUT_DIS_SHIFT)) & SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMEOUT_DIS_MASK)

#define SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMER_LIMT_MASK (0xFFFF0000U)
#define SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMER_LIMT_SHIFT (16U)
/*! APB_TIMER_LIMT - APB Watchdog Timeout Threshold (us) */
#define SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMER_LIMT(x) (((uint32_t)(((uint32_t)(x)) << SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMER_LIMT_SHIFT)) & SerDes_SS_APB_BRIDGE_TO_CTRL_APB_TIMER_LIMT_MASK)
/*! @} */

/*! @name PHY_REG_ADDR - PHY Register Address */
/*! @{ */

#define SerDes_SS_PHY_REG_ADDR_ADDR_MASK         (0xFFFFU)
#define SerDes_SS_PHY_REG_ADDR_ADDR_SHIFT        (0U)
/*! ADDR - Indirect PHY Register Access Address */
#define SerDes_SS_PHY_REG_ADDR_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PHY_REG_ADDR_ADDR_SHIFT)) & SerDes_SS_PHY_REG_ADDR_ADDR_MASK)

#define SerDes_SS_PHY_REG_ADDR_PHY_REG_EN_MASK   (0x80000000U)
#define SerDes_SS_PHY_REG_ADDR_PHY_REG_EN_SHIFT  (31U)
/*! PHY_REG_EN - Indirect PHY Register Access Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define SerDes_SS_PHY_REG_ADDR_PHY_REG_EN(x)     (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PHY_REG_ADDR_PHY_REG_EN_SHIFT)) & SerDes_SS_PHY_REG_ADDR_PHY_REG_EN_MASK)
/*! @} */

/*! @name PHY_REG_DATA - PHY Register Data */
/*! @{ */

#define SerDes_SS_PHY_REG_DATA_DATA_MASK         (0xFFFFU)
#define SerDes_SS_PHY_REG_DATA_DATA_SHIFT        (0U)
/*! DATA - Indirect PHY Register Access Data */
#define SerDes_SS_PHY_REG_DATA_DATA(x)           (((uint32_t)(((uint32_t)(x)) << SerDes_SS_PHY_REG_DATA_DATA_SHIFT)) & SerDes_SS_PHY_REG_DATA_DATA_MASK)
/*! @} */

/*! @name RST_CTRL - Reset Control */
/*! @{ */

#define SerDes_SS_RST_CTRL_COLD_RST_MASK         (0x1U)
#define SerDes_SS_RST_CTRL_COLD_RST_SHIFT        (0U)
/*! COLD_RST - Cold Reset Control
 *  0b0..Deassert
 *  0b1..Assert
 */
#define SerDes_SS_RST_CTRL_COLD_RST(x)           (((uint32_t)(((uint32_t)(x)) << SerDes_SS_RST_CTRL_COLD_RST_SHIFT)) & SerDes_SS_RST_CTRL_COLD_RST_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SerDes_SS_Register_Masks */


/*!
 * @}
 */ /* end of group SerDes_SS_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* SerDes_SS_H_ */

