<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1026" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1026{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1026{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1026{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1026{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1026{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.21px;}
#t6_1026{left:509px;bottom:1038px;letter-spacing:0.05px;word-spacing:-0.4px;}
#t7_1026{left:96px;bottom:1017px;letter-spacing:0.1px;word-spacing:-1.06px;}
#t8_1026{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t9_1026{left:96px;bottom:956px;letter-spacing:0.12px;word-spacing:0.07px;}
#ta_1026{left:555px;bottom:956px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tb_1026{left:96px;bottom:934px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_1026{left:96px;bottom:895px;letter-spacing:0.12px;}
#td_1026{left:178px;bottom:895px;letter-spacing:0.15px;word-spacing:-0.22px;}
#te_1026{left:96px;bottom:867px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_1026{left:96px;bottom:846px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tg_1026{left:96px;bottom:824px;letter-spacing:0.13px;word-spacing:-0.48px;}
#th_1026{left:96px;bottom:803px;letter-spacing:0.1px;}
#ti_1026{left:96px;bottom:768px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tj_1026{left:96px;bottom:746px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tk_1026{left:96px;bottom:725px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tl_1026{left:96px;bottom:704px;letter-spacing:0.04px;word-spacing:-0.53px;}
#tm_1026{left:96px;bottom:682px;letter-spacing:0.16px;}
#tn_1026{left:96px;bottom:647px;letter-spacing:0.1px;word-spacing:-0.64px;}
#to_1026{left:366px;bottom:647px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tp_1026{left:96px;bottom:626px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tq_1026{left:96px;bottom:604px;letter-spacing:0.13px;word-spacing:-0.65px;}
#tr_1026{left:96px;bottom:583px;letter-spacing:0.12px;word-spacing:-0.7px;}
#ts_1026{left:96px;bottom:562px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tt_1026{left:96px;bottom:522px;letter-spacing:0.14px;}
#tu_1026{left:168px;bottom:522px;letter-spacing:0.11px;word-spacing:0.04px;}
#tv_1026{left:96px;bottom:487px;letter-spacing:0.1px;word-spacing:-0.51px;}
#tw_1026{left:96px;bottom:465px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_1026{left:96px;bottom:426px;letter-spacing:0.12px;}
#ty_1026{left:178px;bottom:426px;letter-spacing:0.14px;word-spacing:-0.18px;}
#tz_1026{left:96px;bottom:398px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t10_1026{left:96px;bottom:377px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t11_1026{left:96px;bottom:355px;letter-spacing:0.09px;word-spacing:-0.48px;}
#t12_1026{left:96px;bottom:334px;letter-spacing:0.12px;word-spacing:-0.66px;}
#t13_1026{left:96px;bottom:312px;letter-spacing:0.12px;word-spacing:-0.35px;}
#t14_1026{left:96px;bottom:273px;letter-spacing:0.12px;}
#t15_1026{left:178px;bottom:273px;letter-spacing:0.07px;word-spacing:-0.11px;}
#t16_1026{left:96px;bottom:245px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t17_1026{left:96px;bottom:224px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_1026{left:96px;bottom:202px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t19_1026{left:96px;bottom:167px;letter-spacing:0.12px;word-spacing:-0.5px;}
#t1a_1026{left:96px;bottom:146px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1b_1026{left:96px;bottom:124px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t1c_1026{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1026{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1026{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1026{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_1026{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1026{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1026{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.v0_1026{transform:scaleX(0.949);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1026" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1026Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1026" style="-webkit-user-select: none;"><object width="935" height="1210" data="1026/1026.svg" type="image/svg+xml" id="pdf1026" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1026" class="t s1_1026">571 </span><span id="t2_1026" class="t s2_1026">Secure Virtual Machine </span>
<span id="t3_1026" class="t s1_1026">AMD64 Technology </span><span id="t4_1026" class="t s1_1026">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1026" class="t s3_1026">Physical APIC Table Pointer—VMCB, Offset 0F8h. </span><span id="t6_1026" class="t s4_1026">This is a 52-bit HPA pointer to the Physical </span>
<span id="t7_1026" class="t s4_1026">APIC ID Table for the virtual machine containing this virtual processor. This table is described in more </span>
<span id="t8_1026" class="t s4_1026">detail in the following section. </span>
<span id="t9_1026" class="t s3_1026">AVIC_PHYSICAL_MAX_INDEX—VMCB, Offset 0F8h. </span><span id="ta_1026" class="t s4_1026">Bits 7:0. This 8-bit value provides the </span>
<span id="tb_1026" class="t s4_1026">index of the last guest physical core ID for this guest. </span>
<span id="tc_1026" class="t v0_1026 s5_1026">15.29.4.3 </span><span id="td_1026" class="t v0_1026 s5_1026">Physical Address Pointer Restrictions </span>
<span id="te_1026" class="t s4_1026">All of the physical addresses in the previous sections must point to legal, implementation-supported </span>
<span id="tf_1026" class="t s4_1026">physical address ranges. These pointers are evaluated on VMRUN and cause a #VMEXIT if they are </span>
<span id="tg_1026" class="t s4_1026">outside of the legal range. These memory ranges must be mapped as write-back cacheable memory </span>
<span id="th_1026" class="t s4_1026">type. </span>
<span id="ti_1026" class="t s4_1026">All the addresses point to 4-Kbyte aligned data structures. Bits 11:0 are reserved (except for offset </span>
<span id="tj_1026" class="t s4_1026">0F8h) and should be set to zero. The lower 8 bits of offset 0F8h are used for the field </span>
<span id="tk_1026" class="t s4_1026">AVIC_PHYSICAL_MAX_INDEX. VMRUN fails with #VMEXIT(VMEXIT_INVALID) if </span>
<span id="tl_1026" class="t s4_1026">AVIC_PHYSICAL_MAX_INDEX is greater than 255 in xAVIC mode or greater than 511 in x2AVIC </span>
<span id="tm_1026" class="t s4_1026">mode. </span>
<span id="tn_1026" class="t s3_1026">Multiprocessor VM requirements. </span><span id="to_1026" class="t s4_1026">When running a VM which has multiple virtual CPUs, and the </span>
<span id="tp_1026" class="t s4_1026">VMM runs a virtual CPU on a core which had last run a different virtual CPU from the same VM, </span>
<span id="tq_1026" class="t s4_1026">regardless of the respective ASID values, care must be taken to flush the TLB on the VMRUN using a </span>
<span id="tr_1026" class="t s4_1026">TLB_CONTROL value of 3h. Failure to do so may result in stale mappings misdirecting virtual APIC </span>
<span id="ts_1026" class="t s4_1026">accesses to the previous virtual CPU's APIC backing page. </span>
<span id="tt_1026" class="t s5_1026">15.29.5 </span><span id="tu_1026" class="t s5_1026">AVIC Memory Data Structures </span>
<span id="tv_1026" class="t s4_1026">The AVIC architecture defines three new memory-resident data structures. Each of these structures is </span>
<span id="tw_1026" class="t s4_1026">defined to fit exactly in one 4-Kbyte page. Future implementations may expand the size. </span>
<span id="tx_1026" class="t v0_1026 s5_1026">15.29.5.1 </span><span id="ty_1026" class="t v0_1026 s5_1026">Virtual APIC Backing Page </span>
<span id="tz_1026" class="t s4_1026">Each virtual processor in the system is assigned a virtual APIC backing page (vAPIC backing page). </span>
<span id="t10_1026" class="t s4_1026">Accesses by the guest to the local APIC register block in the guest physical address space are </span>
<span id="t11_1026" class="t s4_1026">redirected to the vAPIC backing page in system memory. The vAPIC backing page is used by AVIC </span>
<span id="t12_1026" class="t s4_1026">hardware and the VMM to emulate the local APIC. See “Virtual APIC Register Accesses” on </span>
<span id="t13_1026" class="t s4_1026">page 565 for a detailed description. </span>
<span id="t14_1026" class="t v0_1026 s5_1026">15.29.5.2 </span><span id="t15_1026" class="t v0_1026 s5_1026">Physical APIC ID Table </span>
<span id="t16_1026" class="t s4_1026">The physical APIC ID table is set up and maintained by the VMM and is used by the hardware to </span>
<span id="t17_1026" class="t s4_1026">locate the proper vAPIC backing page to be used to deliver interrupts based on the guest physical </span>
<span id="t18_1026" class="t s4_1026">APIC ID. One physical APIC ID table must be provided per virtual machine. </span>
<span id="t19_1026" class="t s4_1026">The guest physical APIC ID is used as an index into this table. Each entry contains a pointer to the </span>
<span id="t1a_1026" class="t s4_1026">virtual processor’s vAPIC backing page, a bit to indicate whether the virtual processor is currently </span>
<span id="t1b_1026" class="t s4_1026">scheduled on a physical core, and if so, the physical APIC ID of that core. </span>
<span id="t1c_1026" class="t s6_1026">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
