# BUAA_MIPS_CPU
computer orgnization labs of BUAA SCSE

some codes for the computer orgnization course of BUAA SCSE:

P3 single_cycle_cpu -- logisim

P4 singe_cycle_cpu --verilog

P5 pipeline_cpu --verilog

P6 pipeline_cpu_plus(support MIPS-C4 instructions sets) --verilog

P7 mips_cpu_exception (support simple timer interuption and exceptions) --verilog

please do not copy the code directly,and not sure that codes fit in course requirements,especially in P7

