<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="MSS_GPADC_REG" id="MSS_GPADC_REG">
  
  
  <register acronym="REG0" description="gpadc modes and enable" id="REG0" offset="0x0" width="32">
    
  <bitfield begin="31" description="TI reserved" end="17" id="NU3" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description="1:GPADC raw samples will be collected in the Output RAM in IFM mode" end="16" id="GPADC_DEBUG_MODE_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="TI reserved" end="12" id="NU2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description="TI reserved" end="9" id="GPADC2ADCBUF_PATH_EN" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="8" description="Enable the clock to gpadc fsm" end="8" id="GPADC_FSM_CLK_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="TI reserved" end="2" id="NU1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description="0:Disable,1:IFM Mode enable ,2:CTM mode enable" end="0" id="DCBIST_MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="REG1" description="gpadc start trigger for Inter frame mode" id="REG1" offset="0x4" width="32">
    
  <bitfield begin="31" description="TI reserved" end="25" id="NU4" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description="" end="24" id="GPADC_START_BYP_VAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="TI reserved" end="17" id="NU3" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="16" description="1:Bypass gpadc control .When bypassed start =  gpadc_start_byp_val config_val =  config_value_ifm param_val = param_val_ifm" end="16" id="GPADC_FSM_BYPASS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="TI reserved" end="9" id="NU2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description="Resets the FSM and clears the data RAM" end="8" id="GPADC_INIT" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="7" description="TI reserved" end="1" id="NU1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description="Generates a single cycle pulse to trigger the IFM mode" end="0" id="GPADC_TRIGGER" rwaccess="" width="1"></bitfield>
  </register>
  
  
  <register acronym="REG2" description="gpadc config for IFM" id="REG2" offset="0x8" width="32">
    
  <bitfield begin="31" description="Configuration value to be passed to analog in IFM mode" end="0" id="CONFIG_VALUE_IFM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="REG3" description="gpadc param, skip samples and collect samples for IFM" id="REG3" offset="0xC" width="32">
    
  <bitfield begin="31" description="" end="23" id="NU" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description="number of GPADC clocks  to skip after trigger . Number of samples to skip = skip_samples_ifm[3:0]x(2skip_samples_ifm[6:4])" end="16" id="SKIP_SAMPLES_IFM" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="number of GPADC readings  to collect " end="8" id="COLLECT_SAMPLES_IFM" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Param value to be passed to analog in IFM mode(after one hot encoding)" end="0" id="PARAM_VAL_IFM" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REG4" description="Base address for Chirp profile 0 in instruction packet RAM" id="REG4" offset="0x10" width="32">
    
  <bitfield begin="31" description="TI reserved" end="24" id="PKT_RAM_BASE_ADDR_CP3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="TI reserved" end="16" id="PKT_RAM_BASE_ADDR_CP2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="(End-Address + 1) of instruction-ram in  CTM mode" end="8" id="PKT_RAM_BASE_ADDR_CP1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Start Address of instruction-ram in  CTM mode" end="0" id="PKT_RAM_BASE_ADDR_CP0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REG5" description="Base address for Chirp profile 1 in instruction packet RAM" id="REG5" offset="0x14" width="32">
    
  <bitfield begin="31" description="TI reserved" end="24" id="PKT_RAM_BASE_ADDR_CP7" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="TI reserved" end="16" id="PKT_RAM_BASE_ADDR_CP6" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="TI reserved" end="8" id="PKT_RAM_BASE_ADDR_CP5" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="TI reserved" end="0" id="PKT_RAM_BASE_ADDR_CP4" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REG6" description="Base address for Chirp profile 2 in instruction packet RAM" id="REG6" offset="0x18" width="32">
    
  <bitfield begin="31" description="TI reserved" end="24" id="PKT_RAM_BASE_ADDR_CP11" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="TI reserved" end="16" id="PKT_RAM_BASE_ADDR_CP10" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="TI reserved" end="8" id="PKT_RAM_BASE_ADDR_CP9" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="TI reserved" end="0" id="PKT_RAM_BASE_ADDR_CP8" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REG7" description="Base address for Chirp profile 3 in instruction packet RAM" id="REG7" offset="0x1C" width="32">
    
  <bitfield begin="31" description="TI reserved" end="24" id="PKT_RAM_BASE_ADDR_CP15" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="TI reserved" end="16" id="PKT_RAM_BASE_ADDR_CP14" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="TI reserved" end="8" id="PKT_RAM_BASE_ADDR_CP13" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="TI reserved" end="0" id="PKT_RAM_BASE_ADDR_CP12" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REG8" id="REG8" offset="0x20" width="32">
    
  <bitfield begin="31" description="" end="9" id="NU" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description="TI reserved" end="8" id="GPADC_CLK_ENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="TI reserved" end="0" id="GPADC_CLK_DIV" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REG9" id="REG9" offset="0x24" width="32">
    
  <bitfield begin="31" description="TI reserved" end="0" id="PARAM_NOT_USED_TX_ENA1_OFF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="REG10" id="REG10" offset="0x28" width="32">
    
  <bitfield begin="31" description="TI reserved" end="0" id="PARAM_NOT_USED_TX_ENA2_OFF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="REG11" id="REG11" offset="0x2C" width="32">
    
  <bitfield begin="31" description="TI reserved" end="0" id="PARAM_NOT_USED_TX_ENA3_OFF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="REG12" id="REG12" offset="0x30" width="32">
    
  <bitfield begin="31" description="TI reserved" end="24" id="DRAM_REPAIRED_BIT" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="TI reserved" end="16" id="DRAM_ECC_ERR_ADDR" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="TI reserved" end="9" id="NU2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description="TI reserved" end="8" id="DRAM_ECC_ERR_CLR" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="7" description="TI reserved" end="1" id="NU1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="DRAM_ECC_ENABLE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="REG13" id="REG13" offset="0x34" width="32">
    
  <bitfield begin="31" description="TI reserved" end="0" id="SPARE_WR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="REG14" description="Sum of GP ADC readings" id="REG14" offset="0x38" width="32">
    
  <bitfield begin="31" description="TI reserved" end="20" id="NU" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Sum of GP ADC readings" end="0" id="SUM_IFM" rwaccess="R" width="20"></bitfield>
  </register>
  
  
  <register acronym="REG15" description="Min and Max of GP ADC readings" id="REG15" offset="0x3C" width="32">
    
  <bitfield begin="31" description="TI reserved" end="26" id="NU2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Max of GPADC readings" end="16" id="MAX_GPADC" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description="TI reserved" end="10" id="NU1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description="Min of GPADC readings" end="0" id="MIN_GPADC" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="REG16" id="REG16" offset="0x40" width="32">
    
  <bitfield begin="31" description="TI reserved" end="1" id="NU" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Status for Data Mem init done.Used for FW polling .Will read '0' when init process is under progress" end="0" id="GPADC_MEM_INIT_DONE_STAT" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="REG17" id="REG17" offset="0x44" width="32">
    
  <bitfield begin="31" description="TI reserved" end="1" id="NU" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Test completion status in IFM mode.Used for FW polling" end="0" id="GPADC_IFM_DONE_STATUS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="REG18" id="REG18" offset="0x48" width="32">
    
  <bitfield begin="31" description="TI reserved" end="1" id="NU" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Clear &quot;ifm_done_status&quot;" end="0" id="GPADC_IFM_DONE_CLR" rwaccess="" width="1"></bitfield>
  </register>
  
  
  <register acronym="REG19" id="REG19" offset="0x4C" width="32">
    
  <bitfield begin="31" description="TI reserved" end="16" id="NU" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Total number of GPADC samples collected in a frame" end="0" id="GPADC_SAMPLES_FRAME" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="REG20" id="REG20" offset="0x50" width="32">
    
  <bitfield begin="31" description="TI reserved" end="0" id="SPARE_RD1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="REG21" id="REG21" offset="0x54" width="32">
    
  <bitfield begin="31" description="TI reserved" end="0" id="SPARE_RD2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="REG22" id="REG22" offset="0x58" width="32">
    
  <bitfield begin="31" description="TI reserved" end="0" id="SPARE_WR1" rwaccess="RW" width="32"></bitfield>
  </register>
</module>
