[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of RTL8218D-CG production of REALTEK SEMICONDUCTOR CORP. from the text:  \n \n \n \n \n \n \n \n \n \nRTL821 8D-CG \n \n \nINTEGRATED OCTAL  10/100/1000M \nETHERNET TRANSCEIVER  \n \n \n \nDATASHEET  \n(CONFIDENTIAL: Development Partners Only)  \n \n \n \nRev. 1. 0 \n17 January  2018 \nTrack ID: JATR -8275 -15 \n \n Realtek Semiconductor Corp.  \nNo. 2, Innovation Road II,  Hsinchu Science Park, Hsinchu 300, Taiwan  \nTel.: +886 -3-578-0211    Fax: +886 -3-577-6047  \nwww.realtek.com  \n \n\n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  ii Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nCOPYRIGHT  \n©2018 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, \ntransmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any \nmeans without the written permission of Realtek Semiconductor Corp.  \nTRADEMARKS  \nRealtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document \nare trademarks/registered trademarks of their respective owners.  \nDISCLAIMER  \nRealtek provides this document ‘as is’, without warranty of any kind. Realtek may make improvements \nand/or changes in this document or in the product described in this document at any time. This document \ncould include technical inaccuracies or typographical errors.  \nUSING THIS DOCUMENT  \nThis document is intended for the hardware and software engineer’s general information on the  Realtek \nRTL8218D  IC. \nThough every effort has been made to ensure that this document is current and accurate, more information \nmay have become available subsequent to the production of this guide.  \nELECTROSTATIC DISCHARGE (ESD) WARNING  \nThis product can be d amaged by Electrostatic Discharge (ESD). When handling, care must be taken. \nDamage due to inappropriate handling is not covered by warranty.  \nDo not open the protective conductive packaging until you have read the following, and are at an \napproved anti -static workstation.  \n\uf0b7 Use an approved anti -static mat to cover your work surface.  \n\uf0b7 Use a conductive wrist strap attached to a good earth ground  \n\uf0b7 Always discharge yourself by touching a grounded bare metal surface or approved anti -static mat \nbefore picking up an ES D-sensitive electronic component  \n\uf0b7 If working on a prototyping board, use a soldering iron or station that is marked as ESD -safe \n\uf0b7 Always disconnect the microcontroller from the prototyping board when it is being worked on  \nREVISION HISTORY  \nRevision  Release Date  Summary  \n1.0 2018/01/17 First release.  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  iii Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nTable of Contents  \n1. GENERAL DESCRIPTION  ................................ ................................ ................................ ................................ ..............  1 \n2. FEATURES  ................................ ................................ ................................ ................................ ................................ .........  2 \n3. SYSTEM APPLICAT IONS  ................................ ................................ ................................ ................................ ...............  3 \n3.1. 24-PORT GIGABIT ETHERNET SWITCH  ................................ ................................ ................................ .........................  3 \n3.2. 24-PORT GIGABIT ETHERNET SWITCH  ................................ ................................ ................................ .........................  4 \n3.3. 20+4  COMBO PORT GIGABIT ETHERNET SWITCH  ................................ ................................ ................................ .........  5 \n3.4. 24+4  COMBO PORT GIGABIT ETHERNET SWITCH  ................................ ................................ ................................ .........  6 \n4. BLOCK DIAGRAM  ................................ ................................ ................................ ................................ ...........................  7 \n5. PIN ASS IGNMENTS  ................................ ................................ ................................ ................................ .........................  8 \n5.1. PIN ASSIGNMENTS  ................................ ................................ ................................ ................................ .......................  8 \n5.2. PACKAGE IDENTIFICATION  ................................ ................................ ................................ ................................ ...........  8 \n5.3. PIN ASSIGNMENT TABLES  ................................ ................................ ................................ ................................ ............  9 \n6. PIN DESCRIPTIONS  ................................ ................................ ................................ ................................ ......................  11 \n6.1. MEDIA DEPENDENT INTERFACE PINS ................................ ................................ ................................ .........................  11 \n6.2. XSGMII  PINS ................................ ................................ ................................ ................................ ............................  13 \n6.3. QSGMII  PINS ................................ ................................ ................................ ................................ ............................  13 \n6.4. SERIAL LED  PINS ................................ ................................ ................................ ................................ ......................  13 \n6.5. CONFIGURATION PINS ................................ ................................ ................................ ................................ ................  14 \n6.6. MISCELLANEOUS PINS ................................ ................................ ................................ ................................ ...............  15 \n6.7. POWER AND GND  PINS ................................ ................................ ................................ ................................ ..............  16 \n6.8. TEST PINS ................................ ................................ ................................ ................................ ................................ .. 16 \n7. FUNCTION DESCRIPTION  ................................ ................................ ................................ ................................ ..........  17 \n7.1. MDI  INTERFACE  ................................ ................................ ................................ ................................ ........................  17 \n7.2. 1000B ASE-T TRANSMIT FUNCTION  ................................ ................................ ................................ ...........................  17 \n7.3. 1000B ASE-T RECEIVE FUNCTION  ................................ ................................ ................................ ..............................  17 \n7.4. 100B ASE-TX TRANSMIT FUNCTION  ................................ ................................ ................................ ...........................  17 \n7.5. 100B ASE-TX RECEIVE FUNCTION  ................................ ................................ ................................ .............................  18 \n7.6. 10B ASE-T TRANSMIT FUNCTION  ................................ ................................ ................................ ...............................  18 \n7.7. 10B ASE-T RECEIVE FUNCTION  ................................ ................................ ................................ ................................ .. 18 \n7.8. AUTO-NEGOTIATION FOR UTP  ................................ ................................ ................................ ................................ .. 18 \n7.9. CROSSOVER DETECTION AND AUTO CORRECTION  ................................ ................................ ................................ ..... 19 \n7.10.  POLARITY CORRECTION  ................................ ................................ ................................ ................................ .............  19 \n7.11.  MDC/MDIO  INTERFACE  ................................ ................................ ................................ ................................ ...........  20 \n7.12.  TEN-GIGABIT MEDIA INDEPENDENT INTERFACE (XSGMII)  ................................ ................................ ......................  21 \n7.13.  QUAD SERIAL GIGABIT MEDIA INDEPENDENT INTERFACE (QSGMII)  ................................ ................................ ....... 22 \n7.13.1.  XSGMII Interface ................................ ................................ ................................ ................................ .............  23 \n7.13.2.  QSGMII Interface  ................................ ................................ ................................ ................................ ............  23 \n7.14.  SERIAL LED ................................ ................................ ................................ ................................ ...............................  24 \n7.14.1.  Port Status Indicator ................................ ................................ ................................ ................................ ........  24 \n7.14.2.  LED Configuration  ................................ ................................ ................................ ................................ ..........  24 \n7.14.3.  Serial LED Configuration Register  ................................ ................................ ................................ .................  27 \n7.14.4.  Serial LED Timing Definitions  ................................ ................................ ................................ ........................  28 \n7.15.  REALTEK CABLE TEST (RTCT)  ................................ ................................ ................................ ................................ . 28 \n7.16.  IEEE  802.3 AZ ENERGY EFFICIENT ETHERNET (EEE)  ................................ ................................ ................................  29 \n7.17.  INTERRUPT PIN FOR EXTERNAL CPU  ................................ ................................ ................................ .........................  29 \n7.18.  REG.0.11  POWER DOWN MODE ................................ ................................ ................................ ................................ . 29 \n7.19.  REG.0.14  PHY  DIGITAL LOOPBACK RETURN TO INTERNAL  ................................ ................................ ......................  30 \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  iv Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n8. REGISTER DESCRIPTION S ................................ ................................ ................................ ................................ .........  31 \n8.1. REGISTER 0: CONTROL  ................................ ................................ ................................ ................................ ...............  32 \n8.2. REGISTER 1: STATUS  ................................ ................................ ................................ ................................ ..................  33 \n8.3. REGISTER 2: PHY  IDENTIFIER 1 ................................ ................................ ................................ ................................ . 34 \n8.4. REGISTER 3: PHY  IDENTIFIER 2 ................................ ................................ ................................ ................................ . 34 \n8.5. REGISTER 4: AUTO-NEGOTIATION ADVERTISEMENT  ................................ ................................ ................................ . 34 \n8.6. REGISTER 5: AUTO-NEGOTIATION LINK PARTNER ABILITY  ................................ ................................ .......................  35 \n8.7. REGISTER 6: AUTO-NEGOTIATION EXPANSION  ................................ ................................ ................................ ..........  36 \n8.8. REGISTER 7: AUTO-NEGOTIATION NEXT PAGE TRANSMIT  ................................ ................................ ........................  36 \n8.9. REGISTER 8: AUTO-NEGOTIATION LINK PARTNER NEXT PAGE ABILITY  ................................ ................................ ... 37 \n8.10.  REGISTER 9: 1000B ASE-T CONTROL  ................................ ................................ ................................ ..........................  37 \n8.11.  REGISTER 10: 1000B ASE-T STATUS  ................................ ................................ ................................ ...........................  38 \n8.12.  REGISTER 13: MMD  ACCESS CONTROL REGISTER  ................................ ................................ ................................ .... 38 \n8.13.  REGISTER 14: MMD  ACCESS ADDRESS DATA REGISTER  ................................ ................................ ..........................  39 \n8.14.  REGISTER 15: EXTENDED STATUS  ................................ ................................ ................................ ..............................  39 \n9. ELECTRICAL CHARACTER ISTICS  ................................ ................................ ................................ ..........................  40 \n9.1. ABSOLUTE MAXIMUM RATINGS  ................................ ................................ ................................ ................................  40 \n9.2. OPERATING RANGE  ................................ ................................ ................................ ................................ ....................  40 \n9.3. POWER CONSUMPTION  ................................ ................................ ................................ ................................ ...............  41 \n9.4. IEEE  10/100/1000B ASE-T SPECIFICATIONS  ................................ ................................ ................................ ..............  43 \n9.5. XSGMII  CHARACTERISTICS  ................................ ................................ ................................ ................................ ...... 44 \n9.5.1.  XSGMII Differential Transmitter Characteristics  ................................ ................................ ................................  44 \n9.5.2.  XSGMII Differential Receiver Characteristics  ................................ ................................ ................................ ..... 44 \n9.5.3.  QSGMII Differential Transmitter Characteristics  ................................ ................................ ...............................  44 \n9.5.4.  QSGMII Differential Receiver Characteristics  ................................ ................................ ................................ .... 44 \n9.6. XTALI  CLOCK CHARACTERISTICS  ................................ ................................ ................................ ............................  45 \n9.7. POWER AND RESET CHARACTERISTICS  ................................ ................................ ................................ ......................  45 \n9.8. MDC/MDIO  INTERFACE CHARACTERISTICS  ................................ ................................ ................................ .............  46 \n9.9. LED  CHARACTERISTICS  ................................ ................................ ................................ ................................ .............  47 \n9.9.1.  Serial LED Timing  ................................ ................................ ................................ ................................ ................  47 \n10. THERMAL CHARACTERIST ICS ................................ ................................ ................................ ................................  48 \n10.1.  ASSEMBLY DESCRIPTION  ................................ ................................ ................................ ................................ ...........  48 \n10.2.  MATERIAL PROPERTIES ................................ ................................ ................................ ................................ ..............  48 \n10.3. SIMULATION CONDITIONS  ................................ ................................ ................................ ................................ ..........  48 \n10.4.  THERMAL PERFORMANCE OF E-PAD LQFP -128  ON PCB  UNDER STILL AIR CONVENTION  ................................ ........  49 \n10.5.  THERMAL PERFORMANCE OF E-PAD LQFP -128  WITH EXTERNAL HEAT-SINK ON PCB  UNDER NATURAL \nCONVENTION ................................ ................................ ................................ ................................ ................................ ............  49 \n11. MECHANICAL DIMENSION S................................ ................................ ................................ ................................ ...... 50 \n11.1.  LQFP -128  E-PAD  PACKAGE  ................................ ................................ ................................ ................................ ..... 50 \n11.2.  MECHANICAL DIMENSIONS NOTES  ................................ ................................ ................................ ............................  50 \n12. ORDERING INFORMATION  ................................ ................................ ................................ ................................ ........  51 \n \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  v Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nList of Tables  \nTABLE 1.   PIN ASSIGNMENTS TABLE  ................................ ................................ ................................ ................................ ..............  9 \nTABLE 2.   MEDIA DEPENDENT INTERFACE PINS ................................ ................................ ................................ ...........................  11 \nTABLE 3.   XSGMII  PINS................................ ................................ ................................ ................................ ...............................  13 \nTABLE 4.   QSGMII  PINS................................ ................................ ................................ ................................ ...............................  13 \nTABLE 5.   SERIAL LED  PINS ................................ ................................ ................................ ................................ .........................  13 \nTABLE 6.   CONFIGURATION PINS ................................ ................................ ................................ ................................ ..................  14 \nTABLE 7.   MISCELLANEOUS PINS ................................ ................................ ................................ ................................ .................  15 \nTABLE 8.   POWER AND GND  PINS ................................ ................................ ................................ ................................ ................  16 \nTABLE 9.   TEST PINS ................................ ................................ ................................ ................................ ................................ ..... 16 \nTABLE 10. MEDIA DEPENDENT INTERFACE PIN MAPPING ................................ ................................ ................................ .............  19 \nTABLE 11. SERIAL LED  PER-LED  CONTROL  ................................ ................................ ................................ ................................  24 \nTABLE 12. SERIAL LED  MODE CONFIGURATION (PER-PORT 3 LED S) ................................ ................................ .........................  26 \nTABLE 13. SERIAL LED  CONFIGURATION REGISTER  ................................ ................................ ................................ ....................  27 \nTABL E 14. REGISTER DESCRIPTIONS  ................................ ................................ ................................ ................................ .............  31 \nTABLE 15. REGISTER 0: CONTROL  ................................ ................................ ................................ ................................ ................  32 \nTABLE 16. REGISTER 1: STATUS  ................................ ................................ ................................ ................................ ....................  33 \nTABLE 17. REGISTER 2: PHY  IDENTIFIER 1 ................................ ................................ ................................ ................................ ... 34 \nTABLE 18. REGISTER 3: PHY  IDENTIFIER 2 ................................ ................................ ................................ ................................ ... 34 \nTABLE 19. REGISTER 4: AUTO-NEGOTIATION ADVERTISEMENT  ................................ ................................ ................................ ... 34 \nTABLE 20. REGISTER 5: AUTO-NEGOTIATION LINK PARTNER ABILITY  ................................ ................................ ........................  35 \nTABLE 21. REGISTER 6: AUTO-NEGOTIATI ON EXPANSION  ................................ ................................ ................................ ............  36 \nTABLE 22. REGISTER 7: AUTO-NEGOTIATION NEXT PAGE TRANSMIT  ................................ ................................ ..........................  36 \nTABLE 23. REGISTER 8: AUTO-NEGOTIATION LINK PARTNER NEXT PAGE ABILITY  ................................ ................................ ..... 37 \nTABLE 24. REGISTER 9: 1000B ASE-T CONTROL  ................................ ................................ ................................ ...........................  37 \nTABLE 25. REGISTER 10: 1000B ASE-T STATUS  ................................ ................................ ................................ ............................  38 \nTABLE 26. REGISTER 13: MMD  ACCESS CONTROL REGISTER  ................................ ................................ ................................ ...... 38 \nTABLE 27. REGISTER 14: MMD  ACCESS ADDRESS DATA REGISTER  ................................ ................................ ............................  39 \nTABLE 28. REGISTER 15: EXTENDE D STATUS  ................................ ................................ ................................ ...............................  39 \nTABLE 29. ABSOLUTE MAXIMUM RATINGS  ................................ ................................ ................................ ................................ .. 40 \nTABLE 30. OPERATING RANGE ................................ ................................ ................................ ................................ ......................  40 \nTABLE 31. XSGMII  MODE POWER CONSUMPTION  ................................ ................................ ................................ .......................  41 \nTABLE 32.QSGMII  MODE POWER CONSUMPTION  ................................ ................................ ................................ ........................  42 \nTABLE 33. IEEE  10/100/1000B ASE-T SPECIFICATIONS  ................................ ................................ ................................ ................  43 \nTABLE 34. XSGMII  DIFFERENTIAL TRANSMITTER CHARACTERISTICS  ................................ ................................ .........................  44 \nTABLE 35. QSGMII  DIFFERENTIAL RECEIVER CHARACTERISTICS  ................................ ................................ ...............................  44 \nTABLE 36 QSGMII  DIFFERENTIAL TRANSMITTER CHARACTERISTICS  ................................ ................................ ..........................  44 \nTABLE 37 QSGMII  DIFFERENTIAL RECEIVER CHARACTERISTICS  ................................ ................................ ................................  44 \nTABLE 38. XTALI  CLOCK CHARACTERISTICS  ................................ ................................ ................................ ..............................  45 \nTABLE 39. POWER AND RESET CHARACTERISTICS  ................................ ................................ ................................ ........................  45 \nTABLE 40. MDIO  TIMING CHARACTERISTICS AND REQUIREMENT  ................................ ................................ ...............................  46 \nTABLE 41. SERIAL LED  TIMING  ................................ ................................ ................................ ................................ ....................  47 \nTABLE 42. ASSEMBLY DESCRIPTION  ................................ ................................ ................................ ................................ .............  48 \nTABLE 43. MATERIAL PROPERTIES  ................................ ................................ ................................ ................................ ...............  48 \nTABLE 44. SIMULATION CONDITIONS  ................................ ................................ ................................ ................................ ...........  48 \nTABLE 45. THERMAL PERFORMANCE OF E-PAD LQFP -128  ON PCB  UNDER STILL AIR CONVENTION  ................................ ..........  49 \nTABLE 46. THERMAL PERFORMANCE OF E-PAD LQFP -128  WITH EXTERNAL HEAT-SINK ON  PCB  UNDER NATURAL \nCONVENTION  ................................ ................................ ................................ ................................ ...............................  49 \nTABLE 47. ORDERING INFORMATION  ................................ ................................ ................................ ................................ ............  51 \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  vi Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nList of Figures  \nFIGURE 1.   24-PORT GIGABIT ETHERNET SWITCH (QSGMII  & XSGMII  INTERFACE ) ................................ ................................ ... 3 \nFIGURE 2.   24-PORT GIGABIT ETHERNET SWITCH (QSGMII  / XSGMII  INTERFACE ) ................................ ................................ ..... 4 \nFIGURE 3.   24+4 -PORT COMBO GIGABIT ETHERNET SWITCH (QSGMII  / XSGMII  INTERFACE ) ................................ ....................  5 \nFIGURE 4.   20 + 4-PORT COMBO GIGABIT ETHERNET SWITCH (QSGMII  OR XGMII -PLUS INTERFACE ) ................................ ........  6 \nFIGURE 5.   BLOCK DIAGRAM  ................................ ................................ ................................ ................................ ..........................  7 \nFIGURE 6.   PIN ASSIGNMENTS  ................................ ................................ ................................ ................................ ........................  8 \nFIGURE 7.   CONCEPTUAL EXAMPLE OF POLARITY CORRECTION  ................................ ................................ ................................ .. 19 \nFIGURE 8.   MDIO  READ FRAME FORMAT  ................................ ................................ ................................ ................................ .... 20 \nFIGURE 9.   MDIO  WRITE FRAME FORMAT  ................................ ................................ ................................ ................................ ... 20 \nFIGURE 10. XSGMII  INTERCONNECTION DIAGRAM  ................................ ................................ ................................ .....................  21 \nFIGURE 11. QSGMII  INTERCONNECTION DIAGRAM  ................................ ................................ ................................ .....................  22 \nFIGURE 12. [MDI  X 8] + [XSGMII  X 1] ................................ ................................ ................................ ................................ ........  23 \nFIGURE 13. [MDI  X 8] + [QSGMII  X 2] ................................ ................................ ................................ ................................ ........  23 \nFIGURE 14. SERIAL LED  TIMING DEFINITIONS  ................................ ................................ ................................ .............................  28 \nFIGURE 15. REG.0.14  PHY  DIGITAL LOOPBACK  ................................ ................................ ................................ ...........................  30 \nFIGURE 16. POWER AND RESET CHARACTERISTICS  ................................ ................................ ................................ .......................  45 \nFIGURE 17. MDIO  SOURCED BY MASTER (MAC)  ................................ ................................ ................................ ........................  46 \nFIGURE 18. MDIO  SOURCED BY RTL8218D  (SLAVE) ................................ ................................ ................................ ..................  46 \nFIGURE 19. SERIAL LED  TIMING  ................................ ................................ ................................ ................................ ..................  47 \n \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  1 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n1. General Description  \nThe RTL821 8D-CG integrate s octal  independent 10/100/1000M  Ethernet transceiver s into a single IC , \nand performs all the physical layer (PHY) functions for 1000Base -T, 100Base -TX, and 10Base -T \nEthernet on category 5 UTP cable except 1000Base -T half-duplex . 10Base -T functionality can also be \nachieved on standard category 3 or 4 cable.  \n \nThis device includes PCS, PMA, and PMD sub -layers. They perform encoding/decoding, clock/data \nrecovery, digital adaptive equalization, echo cancellers, crosstalk elimination, and line driver , as well as \nother required support ing circuit function s. The RTL82 18D also integrates an internal hybrid that allows \nthe use of inexpensive 1:1 transformer modules.  \n \nEach of the four independent transceivers features an innovative  XSGMII  / QSGMII  for reduce d PCB \ntraces. All transceivers can c ommunicate with the MAC simultaneously through the same XSGMII . \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  2 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n2. Features  \n\uf06e Octal -port integrated 10/100/1000M  \nEthernet transceiver  \n\uf06e Each port supports full duplex in \n10/100/1000M mode (half duplex  is only \nsupported in 10/100M mode)  \n\uf06e Supports XSGMII (Ten-Gigabit  Serial \nMedia Independent I nterface)  and QSGMII \n(Quad  Serial Gigabit Media  Independent \nInterface ) in 10/100/1000 M mode  \n\uf06e Support s IEEE 802.3az Energy Efficient \nEthernet (EEE)  \n\uf06e Support s crossover det ection and auto \ncorrection in 10Base -T/100Base -T \n\uf06e Auto -detection and auto -correction of \nwiring pair swaps, pair skew, and pair \npolarity  \uf06e Auto -detection and auto -correction of \nwiring pair swaps, pair skew, and pair \npolarity  \n\uf06e Supports Realtek’s Cable Test (RTC T) \n\uf06e Supports one interrupt output to external \nCPU for notification  \n\uf06e Low power consumption  \n\uf06e Easy layout, good EMI, and good thermal \nperformance  \n\uf06e 25MHz crystal or 3.3V OSC input  \n\uf06e 3.3V and  1.1V power supply  \n\uf06e LQFP-128 E-PAD package  \n \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  3 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n3. System Applications  \n3.1. 24-Port Gigabit Ethernet Switch  \nHigh-Ports Density\nGigabit MAC\nRTL8218D\nGigabit PHY\nTransformer Transformer TransformerPHY 0~7RTL8218D\nGigabit PHY\nPHY 8~15RTL8218D\nGigabit PHY\nPHY 16~23XSGMII x 1\nSD #0,1 SD #0 SD #0QSGMII x 2 XSGMII x 1\n8GLQFP-128\n8GLQFP-128\n8GLQFP-128\n \nFigure 1.   24-Port Gigabit Ethernet Switch (QSGMII & XSGMII Interface)  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  4 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n3.2. 24-Port Gigabit Ethernet Switch  \nHigh-Ports Density\nGigabit MAC\nRTL8214FC\nGigabit PHYSD #0\nRTL8218D\nGigabit PHY\nTransformer Transformer TransformerRTL8218D\nGigabit PHYRTL8218D\nGigabit PHYXSGMII x 1\nSD #0,1 SD #0 SD #0QSGMII x 2 XSGMII x 1 QSGMII x 1\nPHY 0~7 PHY 8~15 PHY 16~23 PHY 24~278GLQFP-128\n8GLQFP-128\n8GLQFP-128 TQFP-176\n4G\nTransformer\n \nFigure 2.   24 -Port Gigabit Ethernet Switch (QSGMII / XSGMII  Interface)  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  5 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n3.3. 20+4 Combo Port Gigabit Ethernet Switch  \nHigh-Ports Density\nGigabit MAC\nRTL8218D\nGigabit PHY\nTransformer TransformerPHY 0~7RTL8218D\nGigabit PHY\nPHY 8~15XSGMII x 1\nSD #0 SD #0XSGMII x 1QSGMII x 2 or\nRSGMII-plus x 2\nRTL8218FB\nGigabit PHY\nPHY 16~23\nTransformer\nTransformerSD #0,1\nTQFP-176\n4G Combo 8GLQFP-128\n8GLQFP-128\n \nFigure 3.   24+4 -Port Combo Gigabit Ethernet Switch (QSGMII / XSGMII Interface)  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  6 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n3.4. 24+4 Combo Port Gigabit Ethernet Switch  \nHigh-Ports Density\nGigabit MAC\nRTL8214FC\nGigabit PHYSD #0\nRTL8218B-D\nGigabit PHY\nTransformer Transformer TransformerRTL8218D\nGigabit PHYRTL8218D\nGigabit PHYXSGMII\nSD #0 SD #0 SD #0QSGMII x2 XSGMII QSGMII x 1 or\nRSGMII-plus x 1\nPHY 0~7 PHY 8~15 PHY 16~23 PHY 24~278GLQFP-128\n8GLQFP-128\n8GLQFP-128 TQFP-176\n4G\nTransformer\n \nFigure 4.   20 + 4 -Port Combo Gigabit Ethernet Switch (QSGMII o r XGMII -plus Interface)  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  7 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n4. Block Diagram  \nTwist-\nPair\ninterfaceHybridAGC, \nTiming \nRecovery,\nWander\nCanceller\nLine-Driver FilterA/D\nD/A\nFilterEqualizer\n& \nEcho, NEXT, \nFEXT,\nCancellers1000Base-Tx\n4DPAM5\nEnDec, \nScrambler, \nViterbi,\n& DFE\nPulse Shaper\nScrambler/De\nscrambler100Base-Tx\n4B/5B\nEnDec\n10Base-T\nManchester\nEnDec\nPLLMDI (Analog Front End)\nBiasingAuto Negotiation MII RegisterSerial \nManagement \nInterfaceSXTALOSXTALI\nMDIREFPAIR A\nPAIR B\nPAIR C\nPAIR D\nMDC\nMDIO\nPHYADD[4:0]nRESETPORT 0F\nI\nF\nO MAC Interface \nSerDes (#0)\n(XSGMII\nor QSGMII)S0RXN\nS0RXP\nS0TXN\nS0TXP\nLEDCK\nLEDDASerial LEDPORT 1\nPORT 7.\n.\n.\n.\n.\n..\n.\n..\n.\n.SerDes (#1)\n(QSGMII)S1RXN\nS!RXP\nS1TXN\nS1TXP\n \nFigure 5.   Block Diagram  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  8 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n5. Pin Assignments  \n5.1. Pin Assignments  \nMDIREFAGND\nRTT1P2MDICP\nP2MDICN\nP2MDIDP\nP2MDIDN\nAVDDL\nAVDDHP3MDIAP\nP3MDIAN\nP3MDIBP\nP3MDIBN\nAVDDL\nAVDDHP3MDICP\nP3MDICN\nP3MDIDP\nP3MDIDNAVDDH\nMDCnRESET\nMDIONCSVDDLSGNDSVDDL\nSGND\nP0MDIBP\nP0MDIBN\nP0MDICP\nP0MDICN\nP0MDIDP\nP0MDIDN\nP1MDIAP\nP1MDIAN\nP1MDIBP\nP1MDIBN\nAVDDHP1MDICP\nP1MDICN\nP1MDIDP\nP1MDIDNP0MDIAP\nP0MDIAN\nSVDDL\nAVDDL\nAVDDH\nSVDDHXTALI\nXTALO\nDVDDL\nEN_PHY\nAVDDL\nDVDDLDVDDL\nAVDDHAVDDL\nSGND\nDVDDIO\nPLLVDDL0\nP2MDIBP\nP2MDIBNP2MDIAP\nP2MDIAN\nRTT2\nDVDDL\nAVDDHAVDDH\nAVDDLP4MDIAP\nP4MDIAN\nP4MDIBP\nP4MDIBN\nP4MDICP\nP4MDICN\nP4MDIDP\nP4MDIDN\nP5MDIAP\nP5MDIAN\nP5MDIBP\nP5MDIBNAVDDLP5MDICPP5MDICNP5MDIDPP5MDIDNNCAVDDHP6MDIAPP6MDIANP6MDIBPP6MDIBNAVDDLP6MDICPP6MDICNP6MDIDPP6MDIDNAVDDHP7MDIAPP7MDIANP7MDIBPP7MDIBNAVDDLP7MDICPP7MDICNP7MDIDPP7MDIDNAVDDHPHYADDR2\nPHYADDR3/LEDDA\nPHYADDR4/LEDCK\nPHYADDR1PHYADDR0ReservedDVDDIO\nINTERRUPT\nCHIP_MODE2\nCHIP_MODE1\nReserved111\n2\n3\n4\n5\n6\n7\n8\n9\n10\n2212\n13\n14\n15\n16\n17\n18\n19\n20\n21\n3323\n24\n25\n26\n27\n28\n29\n30\n31\n32\n3834\n35\n36\n3791101\n100\n99\n98\n97\n96\n95\n94\n93\n92\n8090\n89\n88\n87\n86\n85\n84\n83\n82\n81\n7079\n78\n77\n76\n75\n74\n73102\n72\n71\n6569\n68\n67\n66\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n50\n49\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39103\n104\n105\n106\n107\n108\n109\n110\n111\n112\n113\n114\n115\n116\n117\n118\n119\n120\n121\n122\n123\n124\n125\n126\n127\n128RTL8218D\nLLLLLLL\nGXXXVTAIWAN\nLQFP-128S0TXP\nS0TXN\nS0RXP\nS0RXN\nReserved\nReserved\nReserved\nReserved\n \nFigure 6.   Pin Assignments  \n \n5.2. Package Identification  \nGreen package is indicated by the ‘G’ in GXXX V (Figure 6). The version number is shown in the \nlocation marked ‘V’ . \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  9 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n5.3. Pin Assignment Table s \nUpon Reset: Defined as a short time after the end o f a hardware reset.  \nAfter Reset: Defined as the time after the specif ied ‘Upon Reset’ time.  \nI: Input Pin  AI: Analog Input Pin  \nO: Output Pin  AO: Analog Output Pin  \nI/O: Bi-Direction al Input/Output Pin  AI/O:  Analog Bi -Direction al Input/Output Pin  \nP: Digital Power Pin  AP: Analog Power Pin  \nG: Digital Ground Pin  AG: Analog Ground Pin  \nIPD: Input Pin With Pull -Down Resistor  A: Analog Pin  \nIPU: Input Pin With Pull -Up Resistor;  \n(Typical Value = 75K Ohm)  OPU: Output Pin With Pull -Up Resistor;  \n(Typical Value = 75K Ohm)  \nSP: SerDes Power Pin  SG: SerDes Ground Pin  \nIS: Schmitt Trigger Input Pin    \n \nTable 1.   Pin Assignment s Table\nPin Name  Pin No.  Type  \nP2MDICP  1 AI/O  \nP2MDICN  2 AI/O  \nP2MDIDP  3 AI/O  \nP2MDIDN  4 AI/O  \nA VDDH  5 AP \nP3MDIAP  6 AI/O  \nP3MDIAN  7 AI/O  \nP3MDIBP  8 AI/O  \nP3MDIBN  9 AI/O  \nA VDDL  10 AP \nP3MDICP  11 AI/O  \nP3MDICN  12 AI/O  \nP3MDIDP  13 AI/O  \nP3MDIDN  14 AI/O  \nA VDDH  15 AP \nAGND  16 AG \nMDIREF  17 AO \nA VDDL  18 AP \nRTT1  19 AO \nRTT2  20 AO \nA VDDH  21 AP Pin Name  Pin No.  Type  \nDVDDL  22 P \nDVDDL  23 P \nA VDDH  24 AP \nP4MDIAP  25 AI/O  \nP4MDIAN  26 AI/O  \nP4MDIBP  27 AI/O  \nP4MDIBN  28 AI/O  \nA VDDL  29 AP \nP4MDICP  30 AI/O  \nP4MDICN  31 AI/O  \nP4MDIDP  32 AI/O  \nP4MDIDN  33 AI/O  \nA VDDH  34 AP \nP5MDIAP  35 AI/O  \nP5MDIAN  36 AI/O  \nP5MDIBP  37 AI/O  \nP5MDIBN  38 AI/O  \nA VDDL  39 AP \nP5MDICP  40 AI/O  \nP5MDICN  41 AI/O  \nP5MDIDP  42 AI/O  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  10 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nPin Name  Pin No.  Type  \nP5MDIDN  43 AI/O  \nNC 44 - \nA VDDH  45 AP \nP6MDIAP  46 AI/O  \nP6MDIAN  47 AI/O  \nP6MDIBP  48 AI/O  \nP6MDIBN  49 AI/O  \nA VDDL  50 AP \nP6MDICP  51 AI/O  \nP6MDICN  52 AI/O  \nP6MDIDP  53 AI/O  \nP6MDIDN  54 AI/O  \nA VDDH  55 AP \nP7MDIAP  56 AI/O  \nP7MDIAN  57 AI/O  \nP7MDIBP  58 AI/O  \nP7MDIBN  59 AI/O  \nA VDDL  60 AP \nP7MDICP  61 AI/O  \nP7MDICN  62 AI/O  \nP7MDIDP  63 AI/O  \nP7MDIDN  64 AI/O  \nA VDDH  65 AP \nReserved  66 I/O PU \nCHIP_MODE1  67 IPU \nCHIP_MODE2  68 IPU \nDVDDL  69 P \nEN_PHY  70 I/O PU \nPHYADDR1  71 I/O PD \nPHYADDR0  72 I/O PD \nReserved  73 I/O PD \nDVDDIO  74 P \nMDIO  75 I/O PU \nMDC  76 I \nDVDDL  77 P \nINTERRUPT  78 I/O PU \nSVDDH  79 SP \nNC 80 - \nSVDDL  81 SP \nS1RXP  82 AO \nS1RX N 83 AO \nSGND  84 SG \nS1TXP  85 AI \nS1TXN 86 AI Pin Name  Pin No.  Type  \nSGND  87 SG \nSVDDL  88 SP \nS0RXN  89 AO \nS0RXP  90 AO \nSVDDL  91 SP \nS0TXN  92 AI \nS0TXP  93 AI \nSGND  94 SG \nXTALO  95 AO \nXTALI  96 AI \nDVDDIO  97 P \nnRESET  98 IPU \nPHYADDR4/LEDCK  99 I/O PD \nPHYADDR3/LEDDA  100 I/O PD \nPHYADDR2  101 IPD \nA VDDH  102 AP \nP0MDIAP  103 AI/O  \nP0MDIAN  104 AI/O  \nP0MDIBP  105 AI/O  \nP0MDIBN  106 AI/O  \nA VDDL  107 AP \nP0MDICP  108 AI/O  \nP0MDICN  109 AI/O  \nP0MDIDP  110 AI/O  \nP0MDIDN  111 AI/O  \nA VDDH  112 AP \nP1MDIAP  113 AI/O  \nP1MDIAN  114 AI/O  \nP1MDIBP  115 AI/O  \nP1MDIBN  116 AI/O  \nA VDDL  117 AP \nP1MDICP  118 AI/O  \nP1MDICN  119 AI/O  \nP1MDIDP  120 AI/O  \nP1MDIDN  121 AI/O  \nPLLVDDL0  122 AP \nA VDDH  123 AP \nP2MDIAP  124 AI/O  \nP2MDIAN  125 AI/O  \nP2MDIBP  126 AI/O  \nP2MDIBN  127 AI/O  \nA VDDL  128 AP \nGND  EPAD  G \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  11 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n6. Pin Descriptions  \n6.1. Media Dependent Interface Pins  \nTable 2.   Media Dependent Interface Pins  \nPin Name  Pin No.  Type  Description  \nP0MDIAP  \nP0MDIAN  \nP0MDIBP  \nP0MDIBN  \nP0MDICP  \nP0MDICN  \nP0MDIDP  \nP0MDIDN  103 \n104 \n105 \n106 \n108 \n109 \n110 \n111 AI/O  Port 0 Media Dependent Interface A~D.  \nFor 1000 Base -T operation, differential data from the media is transmitted and \nreceived on all four pairs. For 100Base -TX and 10Base -T operation, only \nMDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/ N \nand MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination resistor.  \nP1MDIAP  \nP1MDIAN  \nP1MDIBP  \nP1MDIBN  \nP1MDICP  \nP1MDICN  \nP1MDIDP  \nP1MDIDN  113 \n114 \n115 \n116 \n118 \n119 \n120 \n121 AI/O  Port 1 Media Dependent Interface A~D.  \nFor 1000Base -T operation,  differential data from the media is transmitted and \nreceived on all four pairs. For 100Base -TX and 10Base -T operation, only \nMDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N \nand MDIBP/N.  \nEach of the differential pairs has an internal 1 00ohm termination resistor.  \nP2MDIAP  \nP2MDIAN  \nP2MDIBP  \nP2MDIBN  \nP2MDICP  \nP2MDICN  \nP2MDIDP  \nP2MDIDN  124 \n125 \n126 \n127 \n1 \n2 \n3 \n4 AI/O  Port 2 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is transmitted and \nreceived on all four pairs. For 100Base -TX and 10Base -T operation, only \nMDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N \nand MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination resistor.  \nP3MDIAP  \nP3MDIAN  \nP3MDIBP  \nP3MDIBN  \nP3MDICP  \nP3MDICN  \nP3MDIDP  \nP3MDIDN  6 \n7 \n8 \n9 \n11 \n12 \n13 \n14 AI/O  Port 3 Media Dependent Interface A~D.  \nFor 1000 Base -T operation, differential data from the media is transmitted and \nreceived on all four pairs. For 100Base -TX and 10Base -T operation, only \nMDIAP/N and MDIBP /N are used. Auto MDIX can reverse the pairs MDIAP/N \nand MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination resistor.  \nP4MDIAP  \nP4MDIAN  \nP4MDIBP  \nP4MDIBN  \nP4MDICP  \nP4MDICN  \nP4MDIDP  \nP4MDIDN  25 \n26 \n27 \n28 \n30 \n31 \n32 \n33 AI/O  Port 4 Media Dependent Interface A~D.  \nFor 1000 Base -T operation, differential data from the media is transmitted and \nreceived on all four pairs. For 100Base -TX and 10Base -T operation, only \nMDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N \nand MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination resistor.  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  12 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nPin Name  Pin No.  Type  Description  \nP5MDIAP  \nP5MDIAN  \nP5MDIBP  \nP5MDIBN  \nP5MDICP  \nP5MDICN  \nP5MDIDP  \nP5MDIDN  35 \n36 \n37 \n38 \n40 \n41 \n42 \n43 AI/O  Port 5 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is transmitted and \nreceived on all four pairs. For 100Base -TX and 10Base -T operation, only \nMDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N \nand MDIBP/N.  \nEach of the differential pairs has an internal 100ohm terminat ion resistor.  \nP6MDIAP  \nP6MDIAN  \nP6MDIBP  \nP6MDIBN  \nP6MDICP  \nP6MDICN  \nP6MDIDP  \nP6MDIDN  46 \n47 \n48 \n49 \n51 \n52 \n53 \n54 AI/O  Port 6 Media Dependent Interface A~D.  \nFor 1000Base -T operation, differential data from the media is transmitted and \nreceived on all four pairs. For 100Base -TX and 10Base -T operation, only \nMDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N \nand MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination resistor.  \nP7MDIAP  \nP7MDIAN  \nP7MDIBP  \nP7MDIBN  \nP7MDICP  \nP7MDICN  \nP7MDIDP  \nP7MDIDN  56 \n57 \n58 \n59 \n61 \n62 \n63 \n64 AI/O  Port 7 Media Dependent Interface A~D.  \nFor 1000 Base -T operation, differential data from the media is transmitted and \nreceived on all four pairs. For 100Base -TX and 10Base -T operation, only \nMDIAP/N and MDIBP/N are used. A uto MDIX can reverse the pairs MDIAP/N \nand MDIBP/N.  \nEach of the differential pairs has an internal 100ohm termination resistor.  \n \n  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  13 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n6.2. XSGMII Pins \nTable 3.   XSGMII Pins  \nPin Name  Pin No.  Type  Description  \nS0RXP  \nS0RX N \n 90 \n89 AO If CHIP_MODE[2:1] =  2’b01 \nXSGMII Differential Output.  \n10.3125 GHz serial interfaces to transfer data from an External device that \nsupports the  XSGMII interface.  \nDifferential pairs have an internal 100ohm termination resistor.  \nS0TXP  \nS0TXN  \n 93 \n92 \n AI If CHIP_MODE[2:1] =  2’b01 \nXSGMII Differential Input.  \n10.3125 GHz serial interfaces to receive data from an External device that \nsupports the XSGMII interface.  \nDifferential pairs have an internal 100ohm termination resistor.  \nReserved  82 \n83 AO Reserved.  Requires either a 50 ohm resistor and 0.1µF cap in series to SVDDL , \nor can be left floating  \nReserved  85 \n86 AI Reserved. Can be left floating  \n \n6.3. QSGMII Pins  \nTable 4.   QSGMII Pins  \nPin Name  Pin No.  Type  Description  \nS0RXP  \nS0RX N \nS1RXP  \nS1RX N 90 \n89 \n82 \n83 AO If CHIP_MODE[2:1] =  2’b10 \nQSGMII Differential Output . \n5GHz serial interfaces to transfer data from an External device that supports the  \nQSGMII interface.  \nDifferential pairs have an internal 100ohm termination resistor.  \nS0TXP  \nS0TXN  \nS1TXP  \nS1TXN  93 \n92 \n85 \n86 AI If CHIP_MODE[2:1] =  2’b10 \nQSGMII Differential Input . \n5GHz serial interfaces to receive data from an External device that supports the \nQSGMII interface.  \nDifferential pairs have an internal 100ohm termination resistor.  \n \n6.4. Serial LED Pins \nTable 5.   Serial  LED Pins  \nPin Name  Pin No.  Type  Description  \nLEDCK  99 I/O PD Serial LED Clock Output  \nLEDDA  100 I/O PD Serial LED Data Output  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  14 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n6.5. Configuration Pins  \nTable 6.   Configuration Pins  \nPin Name  Pin No.  Type  Description  \nPHYADDR0  72 I/OPD PHYAD DR0, PHY Address Select. These pins are the 5 -bit IEEE -specified \nPHY address. The states of these five pins are latched during power -up or \nreset.  \nNote:  This pin must  be kept floating, or pulled high or low via an external \n4.7k ohm resistor upon power on or reset.  \nPHYADDR1  71 I/OPD PHYAD DR1, PHY Address Select. These pins are the 5 -bit IEEE -specified \nPHY address. The states of these five pins are latched during power -up or \nreset.   \nNote:  This pin must  be kept  floating, or pulled high or low via an external \n4.7k ohm resistor upon power on or reset.  \nPHYADDR2  101 IPD PHYAD DR2, PHY Address Select. These pins are the 5 -bit IEEE -specified \nPHY address. The states of these five pins are latched during power -up or \nreset.   \nNote:  This pin must  be kept floating, or pulled high or low via an external \n4.7k ohm resistor upon power on or reset.  \nPHYADDR3 / \nLEDDA  100 I/OPD PHYAD DR3, PHY Address Select. These pins are the 5 -bit IEEE -specified \nPHY address. The states of these  five pins are latched during power -up or \nreset.   \nNote:  This pin must  be kept floating, or pulled high or low via an external \n4.7k ohm resistor upon power on or reset.  \nPHYADDR4  /  \nLEDCK  99 I/OPD PHYAD DR4, PHY Address Select. These pins are the 5 -bit IEEE -specified \nPHY address. The states of these five pins are latched during power -up or \nreset.   \nNote:  This pin must  be kept floating, or pulled high or low via an external \n4.7k ohm resistor upon power on or reset.  \nEN_PHY  70 I/OPU Enable PHY Power  \n1: Power up all ports . \n0: Power down all ports and set the MII register 0.11 power down as 1 .  \nNote:  This pin must  be kept floating, or pulled high or low via an external \n4.7k ohm resistor upon power on or reset.  \nCHIP_MODE2  68 IPU MAC Interface Configuration:  \nCHIP_MODE[2:1] =  \n01: X SGMII  \n10: Reserved for Internal use  \n11:Reserved for Internal use  \n00:Reserved for Internal use  \nCHIP_MODE1  67 IPU Reference CHIP_MODE2  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  15 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n6.6. Miscellaneous Pins  \nTable 7.   Miscellaneous  Pins  \nPin Name  Pin No.  Type  Description  \nMDC  76 I MII Management  Interface Clock Input.  \nThe clock reference for the MII management interface.  \nThe maximum frequency support is 8MHz.  \nMDIO  75 I/O PU MII Management Interface Data Input/Output.  \nMDIO transfer management data in and out of the device synchronous to the \nrising edge of MDC.  \nINTERRUPT  78 I/O PU Interrupt output when Interrupt even occurs.  \nActive High by pull -down to GND via a 1K resistor . \nActive Low by pull -up to DVDDIO via a 4.7K resistor . \nnRESET  98 IPU Hardware Reset (Active Low Reset Signal ). \nTo complete the reset function, this pin must be asserted for at least 10ms. It \nmust be pulled high for normal operation.  \nMDIREF  17 AO MDI Bias Resistor.  \nAdjusts the reference current for all PHYs.  \nThis pi n must connect to AGND via a 2.49k ohm resistor.  \nNC 44 - We suggest NC pins are left floating.  \nNC 80 - We suggest NC pins are left floating.  \nXTALI  96 AI 25MHz Crystal Clock Input.  \n25MHz±50ppm tolerance crystal reference or oscillator input.  \nWhen using a crystal, connect a loading capacitor from each pad to ground. \nWhen either using an oscillator or driving an external 25MHz clock from \nanother device, XTALO should be kep t floating.  \nThe maximum XTALI input voltage is 3.3V .  \nXTALO  95 AO 25MHz Crystal Clock Output.  \n25MHz±50ppm tolerance crystal output.  Refer to XTALI.  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  16 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n6.7. Power and GND Pins  \nTable 8.   Power and GND Pins  \nPin Name  Pin No.  Type  Description  \nA VDDH  5, 15, 21, 24, 34,  45, 55, \n65, 102, 112 ,123 AP Analog High V oltage Power  \nA VDDL  10, 18, 29, 39, 50, 60, \n107, 117, 128  AP Analog Low V oltage Power  \nPLLVDD 0 122 AP PLL Power  \nThis pin should be filtered with a low resistance series ferrite \nbead and 1000pF + 2.2µF shunt capacitors to ground  \nSVDDH  79 SP QSGMII  / RSGMII -Plus SerDes High V oltage Power  \nSVDDL  81, 88, 91  SP QSGMII / RSGMII -Plus SerDes Low V oltage Power  \nDVDDIO  74, 97 P Digital I/O Power  \nDVDDL  22, 23, 69, 77  P Digital Low V oltage Power  \nAGND  16 AG Analog Ground  \nSGND  84, 87, 94  SG QSGMII /RSGMII -Plus SerDes Ground  \nGND  EPAD  G Digital /Analog  Ground  \n \n6.8. Test Pins  \nTable 9.   Test Pins  \nPin Name  Pin No.  Type  Description  \nRTT1  19 AO Reserved for Internal Use . Must be Left Floating or pulled -up to  to \nDVDDIO via 4.7K resistor . \nRTT2  20 AO Reserved for Internal Use . Must be Left Floating or pulled -up to  to \nDVDDIO via 4.7K resistor . \nReserved  66 I/OPU  Reserved for Internal Use. Must be Left Floating or pulled -up to to \nDVDDIO via 4.7K resistor . \nReserved  73 I/OPD Reserved. Must be tied to GND via a 1K resistor  for normal operation  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  17 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7. Function Description  \n7.1. MDI Interface  \nThe RTL82 18D embeds octal  10/100/1000M  Ethernet PHYs in one chip. Each port uses a single common \nMDI interface to support 1000Base -T, 100 Base -TX, and 10Base -T. This interface consists of four signal \npairs -A, B, C, and D. Each signal pair consists of two bi -directional pins that can transmit and receive at \nthe same time. The MDI interface has internal termination resistors, and therefore reduces BOM cost  and \nPCB complexity. For 1000Base -T, all four pairs are used in both directions at the same time. For \n10/100 M links and during auto -negotiation, only pairs A and B are used.  \n \n7.2. 1000Base -T Transmit Function  \nThe 1000Base -T transmit function performs 8B/10B cod ing, scrambling, 4D -PAM5 encoding. These \ncode groups are passed through a waveform -shaping filter to minimize EMI effect, and are transmitted \nonto the 4 -pair CAT5 cable at 125MBaud/s through  a D/A converter.  \n \n7.3. 1000Base -T Receive Function  \nInput signals from the media pass through the sophisticated on -chip hybrid circuit to subtract the \ntransmitted signal from the input signal for effective reduction of near -end echo. The received signal is \nprocessed with state -of-the-art technology, e.g., a daptive equalization, BLW (Baseline Wander) \ncorrection, cross -talk cancellation, echo cancellation, timing recovery, error correction, and 4D -PAM5 \ndecoding. The 8 -bit-wide data is recovered and is sent to the GMII interface at a clock speed of 125MHz. \nThe Rx MAC retrieves the packet data from the internal receive MII/GMII interface and sends it to the \npacket buffer manager.  \n \n7.4. 100Base -TX Transmit Function  \nThe 100Base -TX transmit function performs parallel to serial conversion, 4B/5B coding, scrambling, \nNRZ/NR ZI conversion, and MLT -3 encoding. The 5 -bit serial data stream after 4B/5B coding is then \nscrambled as defined by the TP -PMD Stream Cipher function to flatten the power spectrum energy such \nthat EMI effects can be reduced significantly.  \nThe scrambled seed  is based on PHY addresses and is unique for each port. After scrambling, the bit \nstream is driven into the network media in the form of MLT -3 signaling. The MLT -3 multi -level \nsignaling technology moves the power spectrum energy from high frequency to low frequency, which \nalso reduces EMI emissions.  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  18 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7.5. 100Base -TX Receive Function  \nThe receive path includes a receiver composed of an adaptive equalizer and DC restoration circuits (to \ncompensate for an incoming distorted MLT -3 signal), an MLT -3 to NRZI and NRZI t o NRZ converter to \nconvert analog signals to digital bit -stream, and a PLL circuit to clock data bits with minimum bit error \nrate. A de -scrambler, 5B/4B decoder, and serial -to-parallel conversion circuits are followed by the PLL \ncircuit. Finally, the conve rted parallel data is fed into the MAC.  \n \n7.6. 10Base -T Transmit Function  \nThe output 10Base -T waveform is Manchester -encoded before it is driven onto the network media. The \ninternal filter shapes the driven signals to reduce EMI emissions, eliminating the need f or an external \nfilter.  \n \n7.7. 10Base -T Receive Function  \nThe Manchester decoder converts the incoming serial stream to NRZ data when the squelch circuit \ndetects the signal level is above squelch level.  \n \n7.8. Auto -Negotiation for UTP  \nThe RTL82 18D obtains the states of duplex, speed, and flow control ability for each port in UTP mode \nthrough the auto -negotiation mechanism defined in the IEEE  802.3 specifications. During auto -\nnegotiation, each port advertises its ability to its link partner and compares its ability with a dvertisements \nreceived from its link partner. By default, the  RTL8218D  advertises full capabilities ( 1000full, 100full, \n100half, 10full, 10half ) together with flow control ability.  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  19 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7.9. Crossover Detection and Auto Correction  \nThe RTL8218D  automatically determi nes whether or not it needs to crossover between pairs , so that an \nexternal crossover cable is not required. When connecting to a device that does not perform MDI \ncrossover, the  RTL8218D  automatically switch es its pin pairs  to communicate with the remote d evice. \nWhen connecting to a device that does have MDI crossover capability, an algorithm determines which \nend performs the crossover function.  \nThe crossover detection and auto correction function can be disabled via register configuration.  The \nRTL8218D  is set to MDI Crossover by default. The pin mapping in MDI and MDI Crossover mode is \ngiven below.  \nTable 10. Media Dependent Interface Pin Mapping  \nPairs  MDI  MDI Crossover  \n 1000Base -T 100Base -TX 10Base -T 1000Base -T 100Base -TX 10Base -T \nA A TX TX B RX RX \nB B RX RX A TX TX \nC C Unused  Unused  D Unused  Unused  \nD D Unused  Unused  C Unused  Unused  \n \n7.10. Polarity Correction  \nThe RTL8218D  automatically corrects polarity errors on the receiver pairs in 1000Base -T and 10Base -T \nmodes. In 100 Base -TX mode , the polarity is irrelevant . \nIn 1000Base -T mode, receive polarity errors are automatically corrected based on the sequence of idle \nsymbols. Once the descrambler is locked , the polarity is also locked on all pairs. The polarity becomes \nunlocked only when t he receiver loses lock.  \nIn 10Base -T mode, polarity errors are corrected based on the detection of valid spaced link pulses. The \ndetection begins during the MDI crossover detection phase and locks when 10Base -T link s up. The \npolarity becomes unlock ed when the link is down.  \nRX\nTX\n+TX\nRX_RTL8218D Link Partner\n+\n_+\n_\n+\n_ _+\n \nFigure 7.   Conceptual Example of Polarity Correction  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  20 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7.11. MDC/MDIO  Interface  \nThe RTL8218D  supports the IEEE compliant Management Data Input/Output (MDIO) Interface. This is \nthe only method  for the MAC to acquire the status of the PHY. The Media Independent Interface \nManagement  (MIIM) registers are written and read serially, using the MDC/MDIO pins. Data transferred \nto and from the MDIO pins is synchronized with the MDC clock. All transfers are initiated by the MAC. \nA clock of up to 8MHz must drive the MDC pin of the RTL8218D . \nThe MII r egister is a block of 32 registers, each 16  bits wide. Certain registers are defined by IEEE  802.3 \nand are required for compliance (0 ~10, 15).  \nThe MDIO frame structure starts with a 32 -bit preamble, which is required by the RTL8218D . The \nfollowing  data includes a start -of-frame marker, an op -code, a 10 -bit address field, and a 16 -bit data field. \nThe address field is divided into two 5 -bit segments. The first segment identifies the PHY address and the \nsecond identifies the register being accessed.  \nThe 5-bits of the PHY address a re determined by the hardware strapping values during power up. The \nMDIO protocol provides both read and write operations. During a write operation, the MAC drives the \nMDIO line for the entire frame. For a read operation, a turn -around  time is inserted in the frame to allow \nthe PHY to drive back to the MAC. The MDIO pin of the MAC must be put in high -impedance during \nthese bit times. Figure 8 and Figure 9 depict the MDIO read and write frame format respectively.  \nThe RTL8218D  is permanently programmed for preamble suppression. A preamble of 32 ‘1’ bits is \nrequired only for the first read or write. The management preamble may be as short as 1 bit.  \nPreambleMDC\n32“1”s 0 1 1 0 A4 A0 R4 R0\nZ 0D15 D1 D0\nSFDOP\nCodePHY\nAddressRegister\nAddressTurn\nAroundData IdleMDIO\n(Read)\n \nFigure 8.   MDIO Read Frame Format  \n \nPreambleMDC\n32“1”s 0 1 1 0 A4 A0 R4 R0 0 D15 D1 D0\nSFDOP \nCodePHY \nAddressRegister \nAddressTurn \nAroundData IdleMDIO\n(Write)\n \nFigure 9.   MDIO Write Frame Format  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  21 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7.12. Ten-Gigabit Media Independent Interface ( XSGMII ) \nThe XSGMII  (Ten-Gigabit  Media Independent Interface) reduces PCB complexity and IC pin count. This \ninnovative 10.3125 Gbps serial interface provides MAC to PHY communication path. XSGMII  can carry \nthe full duplex gigabit Ethernet data streams of 8 ports simultaneously, using only  4 pins.  \nTX\nXSGMII\nRXPort0\nPort1\nPort2\nPort3S0TXP/NPort0\nPort1\nPort2\nPort3TX\nRXMAC PHY\nXSGMII\nS0RXP/NPort4\nPort5\nPort6\nPort7Port4\nPort5\nPort6\nPort7\n \nFigure 10. XSGMII  Interconnection Diagram  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  22 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7.13. Quad Serial Gigabit Media Independent Interface (QSGMII)  \nThe QSGMII ( Quad Serial Gigabit Media Independent Interface) reduces PCB complexity and IC pin \ncount. This innovative 5Gbps serial interface provides a MAC to PHY communication path. QSGMII can \ncarry the full duplex gigabit Ethernet data streams of four ports simultaneousl y, using only 4 pins.  \nTX\nQSGMII\nRXPort0\nPort1\nPort2\nPort3S0TXP/NPort0\nPort1\nPort2\nPort3TX\nRXMAC PHY\nQSGMII\nS0RXP/N\nTX\nQSGMII\nRXPort4\nPort5\nPort6\nPort7S1TXP/NPort4\nPort5\nPort6\nPort7TX\nRXQSGMII\nS1RXP/N\n \nFigure 11. QSGMII Interconnection Diagram  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  23 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7.13.1.  XSGMII  Interface  \nMDI\n# 0MDI\n# 1MDI\n# 2MDI\n# 3MDI\n# 4MDI\n# 5MDI\n# 6MDI\n# 7TX RX\nXSGMII\n# 0\n(SerDes # 0)\n \nFigure 12. [MDI x 8] + [ XSGMII  x 1] \n \n \n7.13.2.  QSGMII Interface  \nMDI\n# 0MDI\n# 1MDI\n# 2MDI\n# 3MDI\n# 4MDI\n# 5MDI\n# 6MDI\n# 7TX RX TX RX\nQSGMII\n# 1\n(SerDes # 1)QSGMII\n# 0\n(SerDes # 0)\n \nFigure 13. [MDI x 8] + [ QSGMII x 2 ] \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  24 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7.14. Serial LED  \n7.14.1.  Port Status Indicator  \nThe RTL8218D  supports serial LED mode. In the serial LED mode, the data is clocked through a shift \nregister and the shifted symbols are output to the 36 LED pins. Each MDI port has three indicator \nsymbols and each fiber port has three indicator symbols. Each symbol ma y have different indicator \ninformation  \n \n7.14.2.  LED Configuration  \nTable 11. Serial LED Per -LED Control  \nPHY0, Reg.30 = 8, Reg.=31=0x281  \nReg.bit  Name  Mode  Description  Default  \n18.[15:12]  LED_00_Mode  \n RW Assign LEDn to Port.  \n0000: MDI0  \n0001: MDI1  \n0010: MDI2  \n0011: MDI3  \n0100: MDI 4 \n0101:  MDI 5 \n0110: MDI 6 \n0111: MDI 7 \n1000: Reserved  \n1001:  Reserved  \n1010:  Reserved  \n1011:  Reserved  \n1100~1110: Reserved  \n1111: Disable  0x0 \n18.11  RW 1000M Speed Indicator.  0x0 \n18.10  RW 100M Speed Indicator.  0x0 \n18.9 RW 10M Speed Indicator.  0x0 \n18.8 RW Reserved  0x0 \n18.7 RW 1000M Activity Indicator. Act blinking when the \ncorresponding port is transmitting or receiving.  0x0 \n18.6 RW 100M Activity Indicator. Act blinking when the \ncorresponding port is transmitting or receiving.  0x0 \n18.5 RW 10M Activity Indicator. Act blinking when the \ncorresponding port is transmitting or receiving.  0x0 \n18.4 RW Reserved  0x0 \n18.3 RW Duplex Indicator . 0x0 \n18.2 RW Collision Indicator.  Blinking when a collision  occurs.  0x0 \n18.1 RW Tx Activity Indicator. Blinking when the corresponding \nport is transmitting.  0x0 \n18.0 RW Rx Activity Indicator. Blinking when the corresponding \nport is receiving.  0x0 \n19[15:0]  LED_01_Mode  RW Same as LED_00_Mode  - \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  25 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nReg.bit  Name  Mode  Description  Default  \n20[15:0]  LED_02_Mode  RW Same as LED_00_Mode  - \n21[15:0]  LED_03_Mode  RW Same as LED_00_Mode  - \n22[15:0]  LED_04_Mode  RW Same as LED_00_Mode  - \n23[15:0]  LED_05_Mode  RW Same as LED_00_Mode  - \n \nPHY0, Reg.29 = 8, Reg.=31=0x282  \nReg.bit  Name  Mode  Description  Default  \n16[15:0]  LED_06_Mode  RW Same as LED_00_Mode  - \n17[15:0]  LED_07_Mode  RW Same as LED_00_Mode  - \n18[15:0]  LED_08_Mode  RW Same as LED_00_Mode  - \n19[15:0]  LED_09_Mode  RW Same as LED_00_Mode  - \n20[15:0]  LED_10_Mode  RW Same as LED_00_Mode  - \n21[15:0]  LED_11_Mode  RW Same as LED_00_Mode  - \n22[15:0]  LED_12_Mode  RW Same as LED_00_Mode  - \n23[15:0]  LED_13_Mode  RW Same as LED_00_Mode  - \n \nPHY0, Reg.29 = 8, Reg.=31=0x283  \nReg.bit  Name  Mode  Description  Default  \n16[15:0]  LED_14_Mode  RW Same  as LED_00_Mode  - \n17[15:0]  LED_15_Mode  RW Same as LED_00_Mode  - \n18[15:0]  LED_16_Mode  RW Same as LED_00_Mode  - \n19[15:0]  LED_17_Mode  RW Same as LED_00_Mode  - \n20[15:0]  LED_18_Mode  RW Same as LED_00_Mode  - \n21[15:0]  LED_19_Mode  RW Same as LED_00_Mode  - \n22[15:0]  LED_20_Mode  RW Same as LED_00_Mode  - \n23[15:0]  LED_21_Mode  RW Same as LED_00_Mode  - \n \nPHY0, Reg.29 = 8, Reg.=31=0x284  \nReg.bit  Name  Mode  Description  Default  \n16[15:0]  LED_22_Mode  RW Same as LED_00_Mode  - \n17[15:0]  LED_23_Mode  RW Same as LED_00_Mode  - \n18[15:0]  LED_24_Mode  RW Same as LED_00_Mode  - \n19[15:0]  LED_25_Mode  RW Same as LED_00_Mode  - \n20[15:0]  LED_26_Mode  RW Same as LED_00_Mode  - \n21[15:0]  LED_27_Mode  RW Same as LED_00_Mode  - \n22[15:0]  LED_28_Mode  RW Same as LED_00_Mode  - \n23[15:0]  LED_29_Mode  RW Same as LED_00_Mode  - \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  26 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nPHY0, Reg.29 = 8, Reg.=31=0x285  \nReg.bit  Name  Mode  Description  Default  \n16[15:0]  LED_30_Mode  RW Same as LED_00_Mode  - \n17[15:0]  LED_31_Mode  RW Same as LED_00_Mode  - \n18[15:0]  LED_32_Mode  RW Same as LED_00_Mode  - \n19[15:0]  LED_33_Mode  RW Same as LED_00_Mode  - \n20[15:0]  LED_34_Mode  RW Same as LED_00_Mode  - \n21[15:0]  LED_35_Mode  RW Same as LED_00_Mode  - \n \nTable 12. Serial LED Mode Configuration (Per -Port 3 LEDs)  \nof Per -LED \nRegister  LED_MODE  \n[1:0]=11  LED_MODE \n[1:0]=10  LED_MODE \n[1:0]=01  LED_MODE \n[1:0]=00  \nLED35  0x0FF0  0x0880  0x0880  0x0FF0  \nLED34  0x1FF0  0x1880  0x1880  0x1FF0  \nLED33  0x2FF0  0x2880  0x2880  0x2FF0  \nLED32  0x3FF0  0x3880  0x3880  0x3FF0  \nLED31  0x4FF0  0x4880  0x4880  0x4FF0  \nLED30  0x5FF0  0x5880  0x5880  0x5FF0  \nLED29  0x6FF0  0x6880  0x6880  0x6FF0  \nLED28  0x7FF0  0x7880  0x7880  0x7FF0  \nLED27  0x0800  0x0440  0x0660  0x8CC0  \nLED26  0x1800  0x1440  0x1660  0x9CC0  \nLED25  0x2800  0x2440  0x2660  0xACC0  \nLED24  0x3800  0x3440  0x3660  0xBCC0  \nLED23  0x4800  0x4440  0x4660  0xF000  \nLED22  0x5800  0x5440  0x5660  0xF000  \nLED21  0x6800  0x6440  0x6660  0xF000  \nLED20  0x7800  0x7440  0x7660  0xF000  \nLED19  0x0400  0x0220  0x8880  0xF000  \nLED18  0x1400  0x1220  0x9880  0xF000  \nLED17  0x2400  0x2220  0xA880  0xF000  \nLED16  0x3400  0x3220  0xB880  0xF000  \nLED15  0x4400  0x4220  0x8440  0xF000  \nLED14  0x5400  0x5220  0x9440  0xF000  \nLED13  0x6400  0x6220  0xA440  0xF000  \nLED12  0x7400  0x7220  0xB440  0xF000  \nLED11  0x8CC0  0x8880  0xF000  0xF000  \nLED10  0x9CC0  0x9880  0xF000  0xF000  \nLED09  0xACC0  0xA880  0xF000  0xF000  \nLED08  0xBCC0  0xB880  0xF000  0xF000  \nLED07  0x8800  0x8440  0xF000  0xF000  \nLED06  0x9800  0x9440  0xF000  0xF000  \nLED05  0xA800  0xA440  0xF000  0xF000  \nLED04  0xB800  0xB440  0xF000  0xF000  \nLED03  0x8400  0xF000  0xF000  0xF000  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  27 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nof Per -LED \nRegister  LED_MODE  \n[1:0]=11  LED_MODE \n[1:0]=10  LED_MODE \n[1:0]=01  LED_MODE \n[1:0]=00  \nLED02  0x9400  0xF000  0xF000  0xF000  \nLED01  0xA400  0xF000  0xF000  0xF000  \nLED00  0xB400  0xF000  0xF000  0xF000  \nNotes:  \nLED_MODE [1:0]=11  \nMDI: [Link/Act] [SPD1000] [SPD100]  \nFX: [Link/Act] [SPD1000] [SPD100]  \n \nLED_MODE [1:0]=10  \nMDI: [SPD1000/Act] [SPD100/Act] [SPD10/Act]  \nFX: [SPD1000/Act] [SPD100/Act] [Disable]  \n \nLED_MODE [1:0]=01  \nMDI: [SPD1000/Act] [SPD100(10)/Act]  \nFX: [SPD1000/Act] [SPD100/Act]  \n \nLED_MODE [1:0]=00  \nMDI: [Link/Act]  \nFX: [Link/Act]  \n \n7.14.3.  Serial LED Configuration Register  \nTable 13. Serial LED Configuration Register  \nPHY0, Reg.29 = 8, Reg.=31=0x28 0 \nReg.bit  Name  Mode  Description  Default  \n16[15:14]  Reserved  RW Reserved  00 \n16[13:12]  cfg_led_mode  RW 00: LED_Mode0. Per -Port 2 LEDs  \n01: LED_Mode1. Per -Port 2 LEDs  \n10: LED_Mode2. Per -Port 3 LEDs  \n11: LED_Mode3. Per -Port 3 LEDs  11 \n16[11]  Reserved  RW Reserved  0 \n16[10:8]  Serial Blink Rate  RW LED Blink Rate Configuration.  \n000: 32ms  \n001: 64ms  \n010: 128ms  \n011: 256ms  \n100: 512ms  \n101: 1024ms  \n110: 48ms  \n111: 96ms  000 \n16[7:6]  serial led burst cycle  RW 2'b00:  8  (ms)  \n2'b01:  16 \n2'b10:  32 \n2'b11:  64 10 \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  28 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nReg.bit  Name  Mode  Description  Default  \n16[5:4]  serial led clock cycle  RW 2'b00:  32 (ns)  \n2'b01:  64 \n2'b10:  96 \n2'b11:  192 11 \n16[3]  led_seri_active_low  RW Serial LED active LOW  \n0: LED status active high  \n1: LED status active low  1 \n16[2]  led_seri_disable  RW Disable Serial LED.  \n1: Disable  \n0: Enable  \nDefault by strapping option (pin -30)  \n16[1]  led_data_e_b  RW Serial LED DATA_EN   \n16[0]  led_clk_e_b  RW Serial LED CLK_EN   \nNote: Upon reset, the RTL8218D  supports chip diagnostics and LED functions by blinking all LEDs once via the \nLED_PowerOn_Light strapping pin configuration.  \n \n7.14.4.  Serial LED Timing Definitions  \nLED\n35LED\n34LED\n33LED\n01LED\n00LED\n02……\nLED\n35LED\n34LED\n33…LEDCK\nLEDDAT1 T2\nT3\nLED\n01LED\n00LED\n02…\n \nFigure 14. Serial LED Timing Definitions  \n \n7.15. Realtek Cable Test (RTCT)  \nThe RTL8218D  physical layer transceivers use DSP technology to implement the Realtek Cable Test \n(RTCT) feature. The RTCT function could be used to detect short, open , cross ed, or impedance mismatch \nin each differential pair.  \n \n  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  29 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7.16. IEEE 802.3az Energy Efficient Ethernet (EEE)  \nThe RTL8218D  supports IEEE 802.3az Energy Efficient Ethernet ability for 1000Base -T and 100Base -\nTX in full duplex operation.  \nThe Energy Efficient Ethernet (EEE) optional operational mode combines the IEEE 802.3 Media Access  \nControl (MAC) sub -layer with 100Base -T and 1000Base -T Physical Layers defined to support operation \nin Low Power Idle mode. When Low Power Idle mode is enabled, systems on both sides of the link can \ndisable portions of the functionality and save power during periods of low link ut ilization.  \n\uf0b7 For 1000Base -T: Supports Energy Efficient Ethernet with the optional function of Low Power Idle  \n\uf0b7 For 100Base -TX: Supports Energy Efficient Ethernet with the optional function of Low Power Idle  \n \n7.17. Interrupt Pin for External CPU  \nThe RTL8218D  provides one Interrupt output pin to interrupt an external CPU  for 10/100/1000Base -T \nports . The polarity of the Interrupt output pin can be configured via register access. In configuration \nregisters , each port has link -up and link -down interrupt flags wit h mask .  \nWhen port link -up or link -down interrupt mask is enabled, the RTL8218D  will raise the interrupt signal \nto alarm the external CPU. The CPU can read the interrupt flag to determine which port has changed  to \nwhich status.  \n \n7.18. Reg.0.11 Power Down Mode  \nThe RTL8218D  implements power down mode on a per -port basis. Setting MII Reg.0.11 forces the \ncorresponding port of the RTL8218D  to enter power down mode.  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  30 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n7.19. Reg.0.14 PHY Digital Loopback Return to Internal  \nThe digital loopback mode of the PHY (return to MAC) m ay be enabled on a per -port basis by setting \nMII Reg.0.14 to 1. In digital loopback mode, the TXD of the PHY is transferred directly to the RXD of \nthe PHY, with TXEN changed to CRS_DV, and returns to the MAC via an internal MII. The data stream \ncoming from  the MAC will not egress to the physical medium, and an incoming data stream from the \nnetwork medium will be blocked in this mode. The packets will be looped back in 10Mbps, 100Mbps, \nand 1000Mbps in full duplex mode. This function is useful for diagnostic purposes.  \nMACPHY\nRTL8218D\nXSGMIILoopback Return to MAC\n \nFigure 15. Reg.0.14 PHY Digital Loopback  \n \nAs the RTL8218D  only supports digital loopback in full duplex mode, PHY Reg.0.8 for each port will be \nalways kept to 1 when digital loopback is enabled. In loopback mode, the link LED of the loopback port \nshould be always turned on, and the speed combined with the duplex  LED will reflect the link status \n(1000full/100full/10full) correctly regardless of what the previous status of this loopback port was.  \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  31 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n8. Register Descriptions  \nRegisters 0~15 of the MII are defined by the MII specification. Other registers are defined by Rea ltek \nSemiconductor Corp. for internal use and are reserved.  \nThe following abbreviations are used  in this section : \nRW: Read/Write  RO: Read Only  SC: Self Clearing  \nLL: Latch Low until clear  LH: Latch High until clear   \n \nTable 14. Register Descriptions  \nPage  Register  Description  Default  \n0 0 Control  0x1140  \n1 Status  0x79 89 \n2 PHY Identifier 1  0x001C  \n3 PHY Identifier 2  0xC9 83 \n4 Auto -Negotiation Advertisement  0x05E1 \n5 Auto -Negotiation Link Partner Ability  0x0000  \n6 Auto -Negotiation Expansion  0x00 64 \n7 Auto -Negotiation Next Page Transmit  0x2001 \n8 Auto -Negotiation Link Partner Next Page  Ability  0x0000  \n9 1000Base -T Control  0x0E00 \n10 1000Base -T Status  0x0000  \n11~14  Reserved  0x0000  \n13 1000Base -T MMD Access Control  0x0000  \n14 1000Base -T MMD Access Address Data  0x0000  \n15 Extended Status  0x2000  \n16~30  ASIC Control  - \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  32 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n8.1. Register 0: Control  \nTable 15. Register 0: Control  \nReg.bit  Name  Mode  Description  Default  \n0.15 Reset  RW/SC  1: PHY reset \n0: Normal operation  \nThis bit is self -clearing . 0 \n0.14 Loopback  \n(Digital loopback)  RW 1: Enable loopback (this will loopback TXD to RXD and \nignore all activity on the cable media ) \n0: Normal operation  \nThis function is usable only when this PHY is operated in \n10Base -T full duplex, 100Base -TX full duplex, or \n1000Base -T full duplex.  0 \n0.13 Speed Selection[0]  RW [0.6, 0.13] Speed Selection  [1:0] . \n11: Reserved  \n10: 1000Mbps  \n01: 100Mbps  \n00: 10Mbps  \nThis bit can be set through SMI (Read/Write) . 0 \n0.12 Auto Negotiation Enable  RW 1: Enable auto -negotiation process  \n0: Disable auto -negotiation process  \nThis bit can be set through SMI (Read/Write) . 1 \n0.11 Power Down  RW 1: Power down (all functions will be disabled except SMI \nfunction ) \n0: Normal operation  0 \n0.10 Isolate  RW 1: Electrically isolates the PHY from QGMII (PHY still \nrespond s to MDC/MDIO ) \n0: Normal operation  0 \n0.9 Restart Auto Negotiation  RW/SC  1: Restart Auto -Negotiation process  \n0: Normal operation  0 \n0.8 Duplex Mode  RW 1: Full duplex operation  \n0: Half duplex operation  \nThis bit can be set through SMI (Read/Write) . 1 \n0.7 Collision Test  RO 1: Collision test enabled  \n0: Normal operation  \nWhen set, this bit will cause the COL signal to be asserted \nin response to the assertion of TXEN  within 512 -bit times. \nThe COL signal will be de -asserted within 4 -bit times in \nresponse to the de -assertion of TXEN . 0 \n0.6 Speed Selection[1]  RW See Bit  13. 1 \n0.[5:0]  Reserved  RO Reserved . 000000  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  33 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n8.2. Register 1: Status  \nTable 16. Register 1: Status  \nReg.bit  Name  Mode  Description  Default  \n1.15 100Base -T4 RO 0: No 100Base -T4 capability  \nThe RTL8218D  does not support 100Base -T4 mode, and this \nbit should always be 0 . 0 \n1.14 100Base -TX-FD RO 1: 100Base -TX full duplex capable  \n0: Not 100Base -TX full duplex capable  1 \n1.13 100Base -TX-HD RO 1: 100Base -TX half duplex capable  \n0: Not 100Base -TX half duplex capable  1 \n1.12 10Base -T-FD RO 1: 10Base -T full duplex capable  \n0: Not 10Base -TX full duplex capable  1 \n1.11 10Base -T-HD RO 1: 10Base -T half duplex capable  \n0: Not 10Base -TX half duplex capable  1 \n1.10 100Base -T2-FD RO 0: No 100Base -T2 full duplex capability  \nThe RTL8218D  does not support 100Base -T2 mode, and this \nbit should always be 0 . 0 \n1.9 100Base -T2-HD RO 0: No 100Base -T2 half duplex capability  \nThe RTL8218D  does not support 100Base -T2 mode, and this \nbit should always be 0 . 0 \n1.8 Extended Status  RO 1: Extended status information in Register 15  \nThe RTL8218D  always supports Extended Status Register . 1 \n1.7 Reserved  RO Reserved . 1 \n1.6 MF Preamble Suppression  RO The RTL8218D  will accept management frames with \npreamble suppressed . 0 \n1.5 Auto -negotiate Complete  RO 1: Auto -negotiation process completed  \n0: Auto -negotiation process not completed  0 \n1.4 Remote Fault  RO/ \nLH 1: Remote fault indication from link partner has been detected  \n0: No remote fault indication detected  \nThis bit will remain set until it is cleared by reading register 1 \nvia the management interface . 0 \n1.3 Auto -Negotiation Ability  RO 1: Auto -negotiation capable (permanently=1)  \n0: No Auto -negotiation capability  1 \n1.2 Link Status  RO/ \nLL 1: Link has not failed since previous read  \n0: Link has failed since previous read  \nIf the link fails, this bit will be set to 0 until this bit is read . 0 \n1.1 Jabber Detect  RO/ \nLH 1: Jabber detected  \n0: No Jabber detected  \nJabber is supported only in 10Base -T mode . 0 \n1.0 Extended Capability  RO 1: Extended register capable (permanently=1)  \n0: Not extended register capable  1 \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  34 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n8.3. Register 2: PHY Identifier 1  \nThe PHY Identifier Registers #1 and #2 together form a unique identifier for the PHY part of this device. \nThe Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's \nmodel number , and the model revision number. A PHY may return a value of zero in each of the 32 bits \nof the PHY Identifier if desired. The PHY Identifier is intended to support network management.  \nTable 17. Register 2: PHY Identifier 1  \nReg.bit  Name  Mode  Description  Default  \n2.[15:0]  OUI RO Composed of the 3rd to 18th Bits of the Organizationally Unique \nIdentifier (OUI), Respectively . 0x001C  \n \n8.4. Register 3: PHY Identifier 2  \nTable 18. Register 3: PHY Identifier 2  \nReg.bit  Name  Mode  Description  Default  \n3.[15:10]  OUI RO Assigned to the 19th through 24th Bits of the OUI . 110010  \n3.[9:4]  Model Number  RO Manufacturer’s Model Number . 011000 \n3.[3:0]  Revision Number  RO Manufacturer’s Revision Number . 0011 \n \n8.5. Register 4: Auto -Negotiation Advertisement  \nThis register contains the advertisement abilities of this device as they will be transmitted to its Link \nPartner during Auto -negotiation.  \nNote: Each time the link ability of the  RTL8218D  is reconfigured, the auto -negotiation process should be \nexecuted to allow  the configuration to take effect.  \nTable 19. Register 4: Auto -Negotiation Advertisement  \nReg.bit  Name  Mode  Description  Default  \n4.15 Next Page  RO 1: Additional next pages exchange desired  \n0: No additional next pages exchange desired  0 \n4.14 Acknowledge  RO Permanently=0 . 0 \n4.13 Remote Fault  RW 1: Advertises that the RTL8218D  has detected a remote fault  \n0: No remote fault detected  0 \n4.12 Reserved  RO Reserved . 0 \n4.11 Asymmetric Pause  RW 1: Advertises that the RTL8218D  has asymmetric flow control \ncapability  \n0: No asymmetric flow control capability  0 \n4.10 Pause  RW 1: Advertises that the RTL8218D  has flow control capability  \n0: No flow control capability  1 \n4.9 100Base -T4 RO 1: 100Base -T4 capable  \n0: Not 100Base -T4 capable ( permanently=0)  0 \n4.8 100Base -TX-FD RW 1: 100Base -TX full duplex capable  \n0: Not 100Base -TX full duplex capable  1 \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  35 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nReg.bit  Name  Mode  Description  Default  \n4.7 100Base -TX RW 1: 100Base -TX half duplex capable  \n0: Not 100Base -TX half duplex capable  1 \n4.6 10Base -T-FD RW 1: 10Base -TX full duplex capable  \n0: Not 10Base -TX full duplex capable  1 \n4.5 10Base -T RW 1: 10Base -TX half duplex capable  \n0: Not 10Base -TX half duplex capable  1 \n4.[4:0]  Selector Field  RO 00001 : IEEE  802.3  00001  \nNote 1: This Register 4 setting has no effect unless auto -negotiation is restarted or link down.  \nNote 2: If 1000Base -T is advertised, then the required next pages are automatically transmitted.  \n \n8.6. Register 5: Auto -Negotiation Link Partner Ability  \nThis register contains the advertised abilities of the Link Partner as received during Auto -negotiation. The \ncontent changes after a successful Auto -negotiation.  \nTable 20. Register 5: Auto -Negotiation Link Partner Ability  \nReg.bit  Name  Mode  Description  Default  \n5.15 Next Page  RO 1: Link partner desires Next Page transfer  \n0: Link partner does not desire Next Page transfer  0 \n5.14 Acknowledge  RO 1: Link Partner acknowledges receptio n of Fast Link Pulse (FLP)  \n0: Not acknowledged by Link Partner  0 \n5.13 Remote Fault  RO 1: Remote Fault indicated by Link Partner  \n0: No remote fault indicated by Link Partner  0 \n5.12 Reserved  RO Technology Ability Field . \nReceived code word bit 12 . 0 \n5.11 Asymmetric Pause  RO 1: Asymmetric Flow control supported by Link Partner  \n0: No Asymmetric flow control supported by Link Partner  \nWhen auto -negotiation is enabled, this bit reflects Link Partner \nability (Read only) . 0 \n5.10 Pause  RO 1: Flow control supported by Link Partner  \n0: No flow control supported by Link Partner  \nWhen auto -negotiation is enabled, this bit reflects Link Partner \nability (Read only) . 0 \n5.9 100Base -T4 RO 1: 100Base -T4 supported by Link Partner  \n0: 100Base -T4 not supported by Link Partner  0 \n5.8 100Base -TX-FD RO 1: 100Base -TX full duplex  supported by Link Partner  \n0: 100Base -TX full duplex not supported by Link Partner  0 \n5.7 100Base -TX RO 1: 100Base -TX half duplex supported by Link Partner  \n0: 100Base -TX half duplex not supported by Link Partner  0 \n5.6 10Base -T-FD RO 1: 10Base -TX full duplex supported by Link Partner  \n0: 10Base -TX full duplex not supported by Link Partner  0 \n5.5 10Base -T RO 1: 10Base -TX half duplex supported by Link Partner  \n0: 10Base -TX half duplex not supported by Link Partner  0 \n5.[4:0]  Selector Field  RO 00001 : IEEE 802.3  0000 0 \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  36 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n8.7. Register 6: Auto -Negotiation Expansion  \nTable 21. Register 6: Auto -Negotiation Expansion  \nReg.bit  Name  Mode  Description  Default  \n6.[15: 7] Reserved  RO Ignore On Read . 0 \n6.6 Receive Next Page \nLocation  \nAble  RO 1: Received next page storage location is  \nspecified by bit (6.5)  \n0: Received next page storage location is  \nnot specified by bit (6.5)  1 \n6.5 Received Next Page \nStorage  \nLocation  RO 1: Link Partner next pages are stored in  \nRegister 8  \n0: Link Partner next pages are stored in  \nRegister 5  1 \n6.4 Parallel Detection Fault  RO/LH  1: A fault has been detected via the Parallel Detection \nfunction  \n0: No fault has been detected via the Parallel Detection \nfunction  0 \n6.3 Link Partner Next Page \nAbility  RO 1: Link Partner is Next Page able  \n0: Link Partner is not Next Page able  0 \n6.2 Local Next Page Ability  RO 1: RTL8218D  is Next Page able  1 \n6.1 Page Received  RO/LH  1: A New Page has been received  \n0: A New Page has not been received  0 \n6.0 Link Partner Auto -\nNegotiation Ability  RO If Auto -Negotiation is Enabled, this bit means : \n1: Link Partner is Auto -Negotiation able  \n0: Link Partner is not Auto -Negotiation able  0 \n \n8.8. Register 7: Auto -Negotiation Next Page Transmit  \nTable 22. Register  7: Auto -Negotiation Next Page Transmit  \nReg.bit  Name  Mode  Description  Default  \n7.15 Next Page  RW 1: Another next page desired  \n0: No other next page to send  0 \n7.14 Reserved  RO 1: A fault has been detected via the Parallel Detection \nfunction  \n0: No fault has been detected via the Parallel Detection \nfunction  0 \n7.13 Message Page  RW 1: Message page  1 \n7.12 Acknowledge 2  RW 1: Local device has the ability to comply with the message \nreceived  \n0: Local device has no ability to comply with the message \nreceived  0 \n7.11 Toggle  RO Toggle Bit . 0 \n7.[10:0]  Message/Unformatted Field  RW Content of Message/Unformatted Page . 000000\n00001  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  37 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n8.9. Register 8: Auto -Negotiation Link Partner Next Page  Ability  \nTable 23. Register 8: Auto -Negotiation Link Partner Next Page  Ability  \nReg.bit  Name  Mode  Description  Default  \n8.15 Next Page  RO Received Link Code Word Bit 15 . 0 \n8.14 Acknowledge  RO Received Link Code Word Bit 14 . 0 \n8.13 Message Page  RO Received Link Code Word Bit 13 . 0 \n8.12 Acknowledge 2  RO Received Link Code Word Bit 12 . 0 \n8.11 Toggle  RO Received Link Code Word Bit 11 . 0 \n8.[10:0]  Message/Unformatted Field  RO Received Link Code Word Bit 10:0 . 0 \n \n8.10. Register 9: 1000Base -T Control  \nTable 24. Register 9: 1000Base -T Control  \nReg.bit  Name  Mode  Description  Default  \n9.[15:13]  Test Mode  RW Test Mode Select . \n000: Normal mode  \n001: Test mode 1 –Transmit waveform test  \n010: Test mode 2 –Transmit jitter test in MASTER mode  \n011: Test mode 3 –Transmit jitter test in SLA VE mode  \n100: Test mode 4 –Transmitter distortion test  \n101, 110, 111: Reserved  000 \n9.12 MASTER/SLA VE Manual \nConfiguration Enable  RW 1: Enable MASTER/SLA VE manual configuration  \n0: Disable MASTER/SLA VE manual configuration  0 \n9.11 MASTER/SLA VE \nConfiguration Value  RW 1: Configure PHY as MASTER during MASTER/SLA VE \nnegotiation, only when 9.12 is set to logical one  \n0: Configure PHY as SLA VE during MASTER/SLA VE \nnegotiation, only when 9.12 is set to logical one  1 \n9.10 Port Type  RW 1: Multi -port device  \n0: Single -port device  1 \n9.9 1000Base -T Full -Duplex  RW 1: Advertise PHY is 1000Base -T Full -Duplex capable  \n0: Advertise PHY is not 1000Base -T Full -Duplex capable  1 \n9.8 1000Base -T Half -Duplex  RW 1: Advertise PHY is 1000Base -T Half -Duplex capable  \n0: Advertise PHY is not 1000Base -T Half -Duplex capable  0 \n9.[7:0]  Reserved  RW Reserved . 0 \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  38 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n8.11. Register 10: 1000Base -T Status  \nTable 25. Register 10: 1000Base -T Status  \nReg.bit  Name  Mode  Description  Default  \n10.15  MASTER/SLA VE \nConfiguration Fault  RO/LH/\nSC 1: MASTER/SLA VE configuration fault detected  \n0: No MASTER/SLA VE configuration fault detected  0 \n10.14  MASTER/SLA VE \nConfiguration Resolution  RO 1: Local PHY configuration resolved to MASTER  \n0: Local PHY configuration resolved to SLA VE  0 \n10.13  Local Receiver Status  RO 1: Local receiver OK  \n0: Local receiver not OK  0 \n10.12  Remote Receiver Status  RO 1: Remote receiver OK  \n0: Remote receiver not OK  0 \n10.11  Link Partner 1000Base -T \nFull-Duplex  RO 1: Link partner is capable of 1000Base -T Full -Duplex  \n0: Link partner is not capable of 1000Base -T Full -Duplex  0 \n10.10  1000Base -T Half -Duplex  RO 1: Link partner is capable of 1000Base -T Half -Duplex  \n0: Link partner is not capable of 1000Base -T Half -Duplex  0 \n10.[9:8]  Reserved  RO Reserved . 0 \n10.[7:0]  Idle Error Count  RO/SC  Idle Error Counter . \nThe counter stops automatically when it reaches 0xFF.  0 \n \n8.12. Register 13: MMD Access Control Register  \nTable 26. Register 1 3: MMD Access Control Register  \nReg.bit  Name  Mode  Description  Default  \n13.[15:14] Function  RW 13.[15:14]  \n00: Address  \n01: Data , no post increment  \n10: Data , post increment on read and writes  \n11: Data , post increment on writes only   0 \n13.[13:5] Reserved   RW Write as 0, ignore on read  0 \n13.[4:0]  MMD DEVAD  RW Device address  0 \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  39 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n8.13. Register 14: MMD Access Address Data Register   \nTable 27. Register 1 4: MMD Access Address Data Register  \nReg.bit  Name  Mode  Description  Default  \n13.[15:10] MMD Address Data  RW If 13.[15:14] = 00, MMD DEVAD’s address register.  \nOtherwise, MMD DEVAD’s data register as indicated by \nthe content of its address register   0 \n \n8.14. Register 15: Extended Status  \nTable 28. Register 15: Extended Status  \nReg.bit  Name  Mode  Description  Default  \n15.15  1000Base -X Full -Duplex  RO 1: 1000Base -X Full -Duplex capable  \n0: Not 1000Base -X Full -Duplex capable  0 \n15.14  1000Base -X Half -Duplex  RO 1: 1000Base -X Half -Duplex capable  \n0: Not 1000Base -X Half -Duplex capable  0 \n15.13  1000Base -T Full -Duplex  RO 1: 1000Base -T Full -Duplex capable  \n0: Not 1000Base -T Full -Duplex capable  1 \n15.12  1000Base -T Half -Duplex  RO 1: 1000Base -T Half -Duplex capable  \n0: Not 1000Base -T Half -Duplex capable  0 \n15.[11:0]  Reserved  RO Reserved . 0 \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  40 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n9. Electrical Characteristics  \n9.1. Absolute Maximum Ratings  \nWARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to \nthe device, or device reliability may  be affected. All voltages are specified reference to GND unless \notherwise specified.  \nTable 29. Absolute Maximum Ratings  \nParameter  Min Max  Units  \nJunction Temperature (Tj)  - +125  \uf0b0C \nStorage Temperature  -45 +125  \uf0b0C \nDVDD IO, A VDDH  Supply V oltage Referenced to GND  GND -0.3 +3.63  V \nDVDDL, A VDDL, SVDDL, PLLVDDL Supply V oltage \nReferenced to GND  GND -0.3 +1.21 V \nDigital Input V oltage  GND -0.3 VDDIO+0.3  V \n \n9.2. Operating Range  \nTable 30. Operating Range  \nParameter  Min Typ Max  Units  \nAmbient Operating Temperature (Ta)  0 - 70 \uf0b0C \nDVDDIO, A VDDH Supply V oltage Range  3.135  3.3 3.465  V \nDVDDL, A VDDL, SVDDL , PLLVDDL Supply V oltage Range  1.05 1.1 1.2 V \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  41 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n9.3. Power Consumption  \nTable 31. XSGMII Mode Power Consumption  \nParameter  Symbol  Min Typ Max  Units  \nSystem Idle ( All ports are in link -down state ) \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 35 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 411 - mA \n1000Base -T Active (8  1000base -T Ports are in link -up state)  \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 452 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 1583  - mA \nEEE 1000Base -T Linkup  (8 1000base -T Ports are in link -up state)  \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 36 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 532 - mA \n100Base -TX Active (8 100base -TX Ports are in link -up state)  \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 150 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 646 - mA \nEEE 100Base -TX Linkup  (8 100base -TX Ports are in link -up state)  \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 34 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 490 - mA \n10Base -T Active ( 8 10base -T Ports are in link -up state ) \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 319 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 450 - mA \nDVDDIO=3.3V  \nTTL Input High V oltage  VIH 2.0 - - V \nTTL Input Low V oltage  VIL - - 0.7 V \nOutput High V oltage  VOH 2.7 - - V \nOutput Low V oltage  VOL - - 0.6 V \nNote: DVDDIO=3.3V , AVDDH=3.3V , DVDDL=1. 10V , AVDDL=1. 10V , SVDDL=1. 10V. \n \n \n \n \n \n \n \n \n \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  42 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \nTable 32.QSGMII Mode Power Consumption  \nParameter  Symbol  Min Typ Max  Units  \nSystem Idle ( All ports are in link -down state ) \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 40 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 548 - mA \n1000Base -T Active (8 1000base -T Ports are in link -up state)  \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 468 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 1665  - mA \nEEE 1000Base -T Linkup  (8 1000base -T Ports are in link -up state)  \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 40 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 664 - mA \n100Base -TX Active (8 100base -TX Ports are in link -up state)  \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 155 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 781 - mA \nEEE 100Base -TX Linkup  (8 100base -TX Ports are in link -up state)  \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 40 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 621 - mA \n10Base -T Active ( 8 10base -T Ports are in link -up state ) \nPower Supply Current for VDDH  IDVDDIO , IA VDDH , ISVDDH  - 315 - mA \nPower Supply Current for VDDL  IDVDD L, IA VDDL , ISVDDL, IPLLVDDL  - 607 - mA \nDVDDIO=3.3V  \nTTL Input High V oltage  VIH 2.0 - - V \nTTL Input Low V oltage  VIL - - 0.7 V \nOutput High V oltage  VOH 2.7 - - V \nOutput Low V oltage  VOL - - 0.6 V \nNote: DVDDIO=3.3V , AVDDH=3.3V , DVDDL=1. 10V , AVDDL=1. 10V , SVDDL =1.10V. \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  43 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n9.4. IEEE 10/100/100 0Base -T Specifications  \nTable 33. IEEE 10/100/1000Base -T Specifications  \nParameter  Min Typ Max  Units  \n1000Base -T \nPeak V olt age of Point A  670 724.5  820 mV \nPeak V olt age of Point B  670 726.0  820 mV \nDifference  between the Peak V olt age of  Point A and Point B - 0.467  1 % \nDifference between the Peak V olt age of Point C and 0.5 Times the Average of the Peak \nV oltage of Points A and B  - 0.47 2 % \nDifference between the Peak V olt age of Point D and 0.5 Times the Average of the Peak \nV oltage of Points A and B  - 0.66 2 % \nDroop  of Point G  73.1 85.4 - % \nDroop of Point J  73.1 826 - % \nTransmitter Distortion  - 8.5 10 mV \nCommon  Mode Output Voltage  - 46.4 50 mV \n100Base -TX \nPeak V oltage (+V out)  950 1017 1050  mV \nPeak V oltage ( -V out)  -950 -1017 -1050  mV \nAmplitude Symmetry  0.98 1.001 1.02 - \nRise Time (+V out)  3 3.56 5 ns \nRise Time ( -V out)  3 3.51 5 ns \nFall Time (+V out)  3 3.54 5 ns \nFall Time ( -V out)  3 3.48 5 ns \nRise/Fall Symmetry (+V out)  - 70.2 500 ps \nRise/Fall Symmetry ( -V out)  - 70.1 500 ps \nOvershoot (+V out)  - 0.8 5 % \nOvershoot ( -V out)  - 1.1 5 % \nTransmit Jitter (+V out)  - 0.62 1.4 ns \nTransmit Jitter ( -V out)  - 0.61 1.4 ns \nDistortion (Duty Cycle)  - 80 500 ps \n10Base -T \nLink Pulse Timing  8 16 24 ms \nDifferential V oltage  2.2 2.57 2.8 V \nPeak -to-Peak Normal Jitter with Cable  - 1.7 11 ns \nPeak -to-Peak 8.0 BT Jitter with Cable  - 8.2 22 ns \nPeak -to-Peak 8.5 BT Jitter with Cable  - 11.73  22 ns \nPeak -to-Peak Normal Jitter without Cable  - 0.9 16 ns \nPeak -to-Peak 8.0 BT Jitter without Cable  - 1.2 40 ns \nPeak -to-Peak 8.5 BT Jitter without Cable  - 1.3 40 ns \nCommon Mode Output V oltage  - 23.55  50 mV \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  44 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n9.5. XSGMII Characteristics  \n9.5.1.  XSGMII Differential Transmitter  Characteristics  \nTable 34. XSGMII Differential Transmitter Characteristics  \nSymbol  Parameter  Min Typ Max  Units  Notes  \nUI Unit Interval  - 97 - ps - \nVTX-DIFFp -p Output Differential V oltage  400 - 900 mV - \nTJ Output Jitter  - - 0.28 UI - \nRTX Differential Resistance  - 100 - ohm - \n \n9.5.2.  XSGMII Differential Receiver Characteristics   \nTable 35. QSGMII Differential Receiver Characteristics  \nSymbol  Parameter  Min Typ Max  Units  Notes  \nUI Unit Interval  - 97 - ps - \nVRX-DIFFp -p Input Differential V oltage  200 - 950 mV - \nRRX Differential Resistance  - 100 - ohm - \n \n9.5.3.  QSGMII Differential Transmitter Characteristics  \nTable 36 QSGMII Differential Transmitter Characteristics  \nParameter  Symbol  Min Typ Max  Units  \nUnit Interval  UI 199.94  200 200.06  ps \nOutput Offset V oltage  VTX -OFFSET  600 800 1000  mV \nOutput Differential V oltage  VTX -DIFFp -p 400 700 900 mV \nOutput Total Jitter  T_TJ  - - 0.35 UI \n \n9.5.4.  QSGMII Differential Receiver Characteristics  \nTable 37 QSGMII  Differential Receiver Characteristics  \nParameter  Symbol  Min Typ Max  Units  \nUnit Interval  UI 199.94  200 200.06  ps \nInput Differential V oltage  VRX-DIFFp -p 200 - 950 mV \nDifferential Resistance  RRX - 100 - ohm \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  45 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n9.6. XTALI Clock Characteristics  \nTable 38. XTALI Clock Characteristics  \nParameter  Min Typ Max  Units  \nFrequency of XTALI  - 25 - MHz  \nFrequency Tolerance of XTALI  -50 - +50 ppm \nDuty Cycle of XTALI  40 - 60 % \nRise Time of XTALI  - - 12.5 ns \nFall Time of XTALI  - - 12.5 ns \nNote: PLL generated clocks are not recommended as input to XTALI since they can have excessive jitter. Zero delay \nbuffers are also not recommended for the same reason.  \n \n9.7. Power and Reset Characteristics  \nT1\nDVDDIO \nAVDDHDVDDL\nAVDDL\nSVDDL\nnRESETT2T3\nT4\n \nFigure 16. Power and Reset Characteristics  \n \nTable 39. Power and Reset Characteristics  \nParameter  SYM  Description/Condition  Type  Min Typical  Max  Units  \nReset Delay Time  t1 The duration from ‘all power steady’ to \nthe reset signal released to high  I 10 - - ms \nReset Low Time  t2 The duration of reset signal remaining \nlow time before issuing a reset to the \nRTL8218D  I 10 - - ms \nVDDL Power Rise Settling \nTime  t3 DVDDL , A VDDL , and SVDDL  power \nrise settling time  I 1 - - ms \nVDDH Power Rise Settling \nTime  t4 DVDDIO, and A VDDH power rise \nsettling time  I 1 - - ms \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  46 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n9.8. MDC/MDIO Interface Characteristics  \nThe RTL8218D  supports the IEEE compliant Management Data Input/Output (MDIO) Interface. This is \nthe only method for the MAC to acquire the status of the PHY. The MDIO is a bi -directional signal that \ncan be sourced by the Master or the Slave . In a write command, the ma ster sources the MDIO signal. In \na read command, the slave sources the MDIO signal.  \n\uf0b7 The timing characteristics t1, t2, and t3  (Figure 17) of the Mast er (MAC ) are provided by the Master \nwhen the Master sources the MDIO signal (Write command)  \n\uf0b7 The timing characteristics t4  (Figure 18) of the Slave ( RTL8218D ) are provided by the RTL8218D  \nwhen the RTL8218D  sources the MDIO signal (Read command)  \nt2MDC\nMDIOVIH\nt3t1\nVIL\nVIH\nVIL\n \nFigure 17. MDIO  Sourced by Master  (MAC)  \n \nt4MDC\nMDIOVIH\nVIL\nVIH\nVIL\n \nFigure 18. MDIO Sourced by RTL8218D  (Slave)  \n \nTable 40. MDIO Timing Characteristics and Requirement  \nParameter  SYM  Description/Condition  Type  Min Typical  Max  Units  \nMDC Clock Period  t1 Clock Period  I 125 - - ns \nMDIO to MDC Rising Setup \nTime (Write Data)  t2 Input Setup  Time  I 10 - - ns \nMDIO to MDC Rising Hold \nTime (Write Data)  t3 Input Hold  Time  I 10 - - ns \nMDC to MDIO Delay Time \n(Read Data)  t4 Clock (Rising Edge) to Data \nDelay  Time  O 20 - 100 ns \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  47 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n9.9. LED Characteristics  \n9.9.1.  Serial LED Timing  \nT3LEDCKT2 T1\n \nFigure 19. Serial LED Timing  \n \nTable 41. Serial LED Timing  \nSymbol  Description  Min Typ Max  Units  \nT1 Serial LED Clock Cycle Time  - 192 - ns \nT2 Serial LED Clock On/Off Duration  - 6.82 - us \nT3 Serial LED Burst Cycle Time  - 32 - ms \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  48 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n10. Thermal Characteristics  \n10.1. Assembly Description  \nTable 42. Assembly Description  \nPackage  Type  E-Pad LQFP-128 \n Dimension (L ×W) 14×20 mm \n Thickness  1.4mm \nPCB  PCB Dimension (L ×W) 273×156.6mm \n PCB Thickness  1.6mm  \n Number of Cu Layer -PCB  4-Layer (2S2P)  \nHeat Sink  - 35.8 x 35 x 2 8 mm3 \n \n10.2. Material Properties  \nTable 43. Material Properties  \nItem  Material  Thermal Conductivity K (W/m -k) \nPackage  Die Si 147 \nSilver Paste  1033BF  1.0 \nLead Frame  CDA7025  168 \nMold Compound  G631  0.9 \nPCB  Cu 400 \nFR4 0.2 \n \n10.3. Simulation Conditions  \nTable 44. Simulation Conditions  \nInput Power  3.1W \nTest Board (PCB)  4L (2S2P)  \nControl Condition  Air Flow = 0m/s  \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  49 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n10.4. Thermal Performance of E -Pad LQFP-128 on PCB under \nStill Air Convention  \nTable 45. Thermal Performance of E -Pad LQFP-128 on PCB under Still Air Convention  \nPCB Layer  θJA θJC ΨJT \n4L PCB  14.3 7.3 3.3 \n. \n10.5. Thermal Performance of E -Pad LQFP -128 with External \nHeat -Sink  on PCB under  Natural Convention   \nExternal Heat -Sink size: 100 x 24.5 x 20.3 mm3 \nTable 46. Thermal Performance of E-Pad LQFP -128 with External Heat -Sink on  \nPCB under Natural Convention  \nPCB Layer  θJA θJC ΨJT ΨJB \n4L PCB  10.7 - 6.2 8.5 \nNote:  \nθJA: Junction to ambient thermal resistance . \nΨJT: Junction to top center of package thermal characterization . \nΨJB: Junction to bottom surface center of PCB thermal characterization .  \n. \n \n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  50 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n11. Mechanical Dimensions  \n11.1. LQFP -128 E-PAD Package  \n \n11.2. Mechanical Dimensions Notes  \n \nSymbol  Dimension in mm  Dimension in inch  \n Min Nom  Max  Min Nom  Max  \nA — — 1.60 — — 0.063  \nA1 0.05 — 0.15 0.002 — 0.006  \nA2 1.35  1.40  1.45 0.053  0.055  0.057   \nb 0.17  0.2  0.27  0.007 0.009 0.011  \nD 22.00 BSC  0.866 BSC  \nD1 20.00 BSC  0.787 BSC  \nD2/E2 5.6 6.55 7.50 0.220  0.258 0.295  \nE 16.00 BSC  0.630 BSC  \nE1 14.00 BSC  0.551BSC  \ne 0.50BSC  0.020BSC  \nL 0.45  0.60  0.75  0.018  0.024  0.030  \nL1 1.00 REF  0.039 REF  \nNote 1: CONTROLLING DIMENSION: MILLIMETER (mm).  \nNote 2: REFERENCE DOCUMENT: JEDEC MS -26. \n\n RTL821 8D \nDatasheet  \nIntegrated Octal  10/100/1000M Ethernet Transceiver  51 Track ID: JATR -8275 -15   Rev. 1 .0 \n  \n12. Ordering Information  \nTable 47. Ordering Information  \nPart Number  Package  Status  \nRTL8218D -CG LQFP-128 EPAD Green Package  Mass Production  \nNote: See page 8 for package identification information.  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nRealtek Semiconductor Corp.  \nHeadquarters  \nNo. 2, Innovation Road II,  \nHsinchu Science Park, Hsinchu 300, Taiwan  \nTel: +886-3-578-0211    Fax: +886-3-577-6047  \nwww.realtek.com  \n\n"}]
!==============================================================================!
### Component Summary: RTL8218D-CG

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (DVDDIO, AVDDH): 3.135V to 3.465V
  - Supply Voltage (DVDDL, AVDDL, SVDDL, PLLVDDL): 1.05V to 1.2V

- **Current Ratings:**
  - Power Supply Current for VDDH (1000Base-T Active): 452 mA (8 ports)
  - Power Supply Current for VDDL (1000Base-T Active): 1583 mA (8 ports)

- **Power Consumption:**
  - System Idle (All ports link-down): 35 mA (VDDH), 411 mA (VDDL)
  - 1000Base-T Active (8 ports): 452 mA (VDDH), 1583 mA (VDDL)

- **Operating Temperature Range:**
  - 0°C to 70°C

- **Package Type:**
  - LQFP-128 E-PAD

- **Special Features:**
  - Supports XSGMII and QSGMII interfaces
  - IEEE 802.3az Energy Efficient Ethernet (EEE) support
  - Auto-negotiation and auto-correction features
  - Integrated cable test functionality
  - Low power consumption

- **Moisture Sensitive Level (MSL):**
  - Not specified in the provided text.

#### Description:
The **RTL8218D-CG** is an integrated octal 10/100/1000M Ethernet transceiver designed for high-density networking applications. It performs all physical layer (PHY) functions for Ethernet communication over category 5 UTP cables, supporting 1000Base-T, 100Base-TX, and 10Base-T standards. The device integrates multiple functionalities, including encoding/decoding, clock/data recovery, and adaptive equalization, into a single chip, which simplifies design and reduces costs.

#### Typical Applications:
The RTL8218D-CG is typically used in:
- **Gigabit Ethernet Switches:** It can be employed in 24-port or combo port gigabit Ethernet switches, providing high-speed connectivity.
- **Network Interface Cards (NICs):** Used in NICs for computers and servers to enable high-speed network access.
- **Data Center Networking:** Ideal for applications requiring high bandwidth and low latency.
- **Industrial Networking:** Suitable for industrial applications where robust and reliable Ethernet connectivity is essential.

This component is particularly beneficial in environments where energy efficiency and space-saving designs are critical, thanks to its low power consumption and compact integration of multiple transceivers.