<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1021" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1021{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1021{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1021{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1021{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1021{left:70px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_1021{left:360px;bottom:537px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_1021{left:70px;bottom:424px;letter-spacing:0.11px;}
#t8_1021{left:70px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1021{left:70px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1021{left:70px;bottom:366px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1021{left:70px;bottom:349px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#tc_1021{left:70px;bottom:332px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_1021{left:70px;bottom:308px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_1021{left:70px;bottom:291px;letter-spacing:-0.19px;word-spacing:-1.12px;}
#tf_1021{left:70px;bottom:274px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_1021{left:70px;bottom:250px;letter-spacing:-0.15px;word-spacing:-1px;}
#th_1021{left:70px;bottom:233px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ti_1021{left:70px;bottom:210px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_1021{left:70px;bottom:193px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_1021{left:70px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tl_1021{left:70px;bottom:152px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_1021{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tn_1021{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#to_1021{left:399px;bottom:1065px;letter-spacing:-0.14px;}
#tp_1021{left:399px;bottom:1050px;letter-spacing:-0.18px;}
#tq_1021{left:437px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tr_1021{left:437px;bottom:1050px;letter-spacing:-0.14px;}
#ts_1021{left:437px;bottom:1034px;letter-spacing:-0.13px;}
#tt_1021{left:510px;bottom:1065px;letter-spacing:-0.12px;}
#tu_1021{left:510px;bottom:1050px;letter-spacing:-0.12px;}
#tv_1021{left:510px;bottom:1034px;letter-spacing:-0.12px;}
#tw_1021{left:581px;bottom:1065px;letter-spacing:-0.13px;}
#tx_1021{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_1021{left:162px;bottom:1018px;}
#tz_1021{left:75px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t10_1021{left:71px;bottom:651px;letter-spacing:-0.14px;}
#t11_1021{left:70px;bottom:632px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t12_1021{left:649px;bottom:639px;}
#t13_1021{left:663px;bottom:632px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t14_1021{left:85px;bottom:615px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#t15_1021{left:85px;bottom:598px;letter-spacing:-0.09px;}
#t16_1021{left:191px;bottom:605px;}
#t17_1021{left:205px;bottom:598px;letter-spacing:-0.12px;}
#t18_1021{left:399px;bottom:1011px;letter-spacing:-0.2px;}
#t19_1021{left:437px;bottom:1011px;letter-spacing:-0.16px;}
#t1a_1021{left:510px;bottom:1011px;letter-spacing:-0.13px;}
#t1b_1021{left:581px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.69px;}
#t1c_1021{left:75px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_1021{left:75px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1e_1021{left:399px;bottom:967px;letter-spacing:-0.21px;}
#t1f_1021{left:437px;bottom:967px;letter-spacing:-0.17px;}
#t1g_1021{left:510px;bottom:967px;letter-spacing:-0.14px;}
#t1h_1021{left:581px;bottom:967px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1i_1021{left:581px;bottom:950px;letter-spacing:-0.15px;}
#t1j_1021{left:75px;bottom:923px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_1021{left:75px;bottom:901px;letter-spacing:-0.15px;}
#t1l_1021{left:399px;bottom:923px;letter-spacing:-0.2px;}
#t1m_1021{left:437px;bottom:923px;letter-spacing:-0.16px;}
#t1n_1021{left:510px;bottom:923px;letter-spacing:-0.13px;}
#t1o_1021{left:581px;bottom:923px;letter-spacing:-0.12px;word-spacing:-0.69px;}
#t1p_1021{left:75px;bottom:878px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_1021{left:75px;bottom:857px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1r_1021{left:399px;bottom:878px;letter-spacing:-0.21px;}
#t1s_1021{left:437px;bottom:878px;letter-spacing:-0.17px;}
#t1t_1021{left:510px;bottom:878px;letter-spacing:-0.14px;}
#t1u_1021{left:581px;bottom:878px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1v_1021{left:581px;bottom:862px;letter-spacing:-0.14px;}
#t1w_1021{left:75px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_1021{left:75px;bottom:813px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1y_1021{left:399px;bottom:834px;letter-spacing:-0.16px;}
#t1z_1021{left:437px;bottom:834px;letter-spacing:-0.18px;}
#t20_1021{left:510px;bottom:834px;letter-spacing:-0.16px;}
#t21_1021{left:581px;bottom:834px;letter-spacing:-0.11px;}
#t22_1021{left:581px;bottom:817px;letter-spacing:-0.15px;}
#t23_1021{left:75px;bottom:790px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t24_1021{left:75px;bottom:768px;letter-spacing:-0.15px;}
#t25_1021{left:399px;bottom:790px;letter-spacing:-0.16px;}
#t26_1021{left:437px;bottom:790px;letter-spacing:-0.18px;}
#t27_1021{left:510px;bottom:790px;letter-spacing:-0.16px;}
#t28_1021{left:581px;bottom:790px;letter-spacing:-0.11px;}
#t29_1021{left:581px;bottom:773px;letter-spacing:-0.15px;}
#t2a_1021{left:75px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_1021{left:75px;bottom:724px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2c_1021{left:399px;bottom:745px;letter-spacing:-0.16px;}
#t2d_1021{left:437px;bottom:745px;letter-spacing:-0.17px;}
#t2e_1021{left:510px;bottom:745px;letter-spacing:-0.16px;}
#t2f_1021{left:581px;bottom:745px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2g_1021{left:581px;bottom:729px;letter-spacing:-0.13px;}
#t2h_1021{left:75px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_1021{left:75px;bottom:680px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2j_1021{left:399px;bottom:701px;letter-spacing:-0.16px;}
#t2k_1021{left:437px;bottom:701px;letter-spacing:-0.17px;}
#t2l_1021{left:510px;bottom:701px;letter-spacing:-0.16px;}
#t2m_1021{left:581px;bottom:701px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2n_1021{left:581px;bottom:684px;letter-spacing:-0.13px;}
#t2o_1021{left:87px;bottom:516px;letter-spacing:-0.15px;}
#t2p_1021{left:195px;bottom:516px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2q_1021{left:370px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2r_1021{left:547px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2s_1021{left:728px;bottom:516px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2t_1021{left:97px;bottom:491px;letter-spacing:-0.14px;}
#t2u_1021{left:178px;bottom:491px;letter-spacing:-0.12px;}
#t2v_1021{left:362px;bottom:491px;letter-spacing:-0.12px;}
#t2w_1021{left:568px;bottom:491px;letter-spacing:-0.1px;}
#t2x_1021{left:749px;bottom:491px;letter-spacing:-0.17px;}
#t2y_1021{left:92px;bottom:467px;letter-spacing:-0.16px;}
#t2z_1021{left:184px;bottom:467px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_1021{left:367px;bottom:467px;letter-spacing:-0.11px;}
#t31_1021{left:538px;bottom:467px;letter-spacing:-0.12px;}
#t32_1021{left:749px;bottom:467px;letter-spacing:-0.17px;}

.s1_1021{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1021{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1021{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1021{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1021{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1021{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1021{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1021{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1021{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_1021{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1021" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1021Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1021" style="-webkit-user-select: none;"><object width="935" height="1210" data="1021/1021.svg" type="image/svg+xml" id="pdf1021" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1021" class="t s1_1021">PHADDW/PHADDD—Packed Horizontal Add </span>
<span id="t2_1021" class="t s2_1021">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1021" class="t s1_1021">Vol. 2B </span><span id="t4_1021" class="t s1_1021">4-287 </span>
<span id="t5_1021" class="t s3_1021">PHADDW/PHADDD—Packed Horizontal Add </span>
<span id="t6_1021" class="t s4_1021">Instruction Operand Encoding </span>
<span id="t7_1021" class="t s4_1021">Description </span>
<span id="t8_1021" class="t s5_1021">(V)PHADDW adds two adjacent 16-bit signed integers horizontally from the source and destination operands and </span>
<span id="t9_1021" class="t s5_1021">packs the 16-bit signed results to the destination operand (first operand). (V)PHADDD adds two adjacent 32-bit </span>
<span id="ta_1021" class="t s5_1021">signed integers horizontally from the source and destination operands and packs the 32-bit signed results to the </span>
<span id="tb_1021" class="t s5_1021">destination operand (first operand). When the source operand is a 128-bit memory operand, the operand must be </span>
<span id="tc_1021" class="t s5_1021">aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. </span>
<span id="td_1021" class="t s5_1021">Note that these instructions can operate on either unsigned or signed (two’s complement notation) integers; </span>
<span id="te_1021" class="t s5_1021">however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected over- </span>
<span id="tf_1021" class="t s5_1021">flow conditions, software must control the ranges of the values operated on. </span>
<span id="tg_1021" class="t s5_1021">Legacy SSE instructions: Both operands can be MMX registers. The second source operand can be an MMX register </span>
<span id="th_1021" class="t s5_1021">or a 64-bit memory location. </span>
<span id="ti_1021" class="t s5_1021">128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source </span>
<span id="tj_1021" class="t s5_1021">operand can be an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding YMM </span>
<span id="tk_1021" class="t s5_1021">destination register remain unchanged. </span>
<span id="tl_1021" class="t s5_1021">In 64-bit mode, use the REX prefix to access additional registers. </span>
<span id="tm_1021" class="t s6_1021">Opcode/ </span>
<span id="tn_1021" class="t s6_1021">Instruction </span>
<span id="to_1021" class="t s6_1021">Op/ </span>
<span id="tp_1021" class="t s6_1021">En </span>
<span id="tq_1021" class="t s6_1021">64/32 bit </span>
<span id="tr_1021" class="t s6_1021">Mode </span>
<span id="ts_1021" class="t s6_1021">Support </span>
<span id="tt_1021" class="t s6_1021">CPUID </span>
<span id="tu_1021" class="t s6_1021">Feature </span>
<span id="tv_1021" class="t s6_1021">Flag </span>
<span id="tw_1021" class="t s6_1021">Description </span>
<span id="tx_1021" class="t s7_1021">NP 0F 38 01 /r </span>
<span id="ty_1021" class="t s8_1021">1 </span>
<span id="tz_1021" class="t s7_1021">PHADDW mm1, mm2/m64 </span>
<span id="t10_1021" class="t s9_1021">NOTES: </span>
<span id="t11_1021" class="t s7_1021">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t12_1021" class="t sa_1021">® </span>
<span id="t13_1021" class="t s7_1021">64 and IA-32 Architectures Soft- </span>
<span id="t14_1021" class="t s7_1021">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="t15_1021" class="t s7_1021">isters,” in the Intel </span>
<span id="t16_1021" class="t sa_1021">® </span>
<span id="t17_1021" class="t s7_1021">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t18_1021" class="t s7_1021">RM </span><span id="t19_1021" class="t s7_1021">V/V </span><span id="t1a_1021" class="t s7_1021">SSSE3 </span><span id="t1b_1021" class="t s7_1021">Add 16-bit integers horizontally, pack to mm1. </span>
<span id="t1c_1021" class="t s7_1021">66 0F 38 01 /r </span>
<span id="t1d_1021" class="t s7_1021">PHADDW xmm1, xmm2/m128 </span>
<span id="t1e_1021" class="t s7_1021">RM </span><span id="t1f_1021" class="t s7_1021">V/V </span><span id="t1g_1021" class="t s7_1021">SSSE3 </span><span id="t1h_1021" class="t s7_1021">Add 16-bit integers horizontally, pack to </span>
<span id="t1i_1021" class="t s7_1021">xmm1. </span>
<span id="t1j_1021" class="t s7_1021">NP 0F 38 02 /r </span>
<span id="t1k_1021" class="t s7_1021">PHADDD mm1, mm2/m64 </span>
<span id="t1l_1021" class="t s7_1021">RM </span><span id="t1m_1021" class="t s7_1021">V/V </span><span id="t1n_1021" class="t s7_1021">SSSE3 </span><span id="t1o_1021" class="t s7_1021">Add 32-bit integers horizontally, pack to mm1. </span>
<span id="t1p_1021" class="t s7_1021">66 0F 38 02 /r </span>
<span id="t1q_1021" class="t s7_1021">PHADDD xmm1, xmm2/m128 </span>
<span id="t1r_1021" class="t s7_1021">RM </span><span id="t1s_1021" class="t s7_1021">V/V </span><span id="t1t_1021" class="t s7_1021">SSSE3 </span><span id="t1u_1021" class="t s7_1021">Add 32-bit integers horizontally, pack to </span>
<span id="t1v_1021" class="t s7_1021">xmm1. </span>
<span id="t1w_1021" class="t s7_1021">VEX.128.66.0F38.WIG 01 /r </span>
<span id="t1x_1021" class="t s7_1021">VPHADDW xmm1, xmm2, xmm3/m128 </span>
<span id="t1y_1021" class="t s7_1021">RVM </span><span id="t1z_1021" class="t s7_1021">V/V </span><span id="t20_1021" class="t s7_1021">AVX </span><span id="t21_1021" class="t s7_1021">Add 16-bit integers horizontally, pack to </span>
<span id="t22_1021" class="t s7_1021">xmm1. </span>
<span id="t23_1021" class="t s7_1021">VEX.128.66.0F38.WIG 02 /r </span>
<span id="t24_1021" class="t s7_1021">VPHADDD xmm1, xmm2, xmm3/m128 </span>
<span id="t25_1021" class="t s7_1021">RVM </span><span id="t26_1021" class="t s7_1021">V/V </span><span id="t27_1021" class="t s7_1021">AVX </span><span id="t28_1021" class="t s7_1021">Add 32-bit integers horizontally, pack to </span>
<span id="t29_1021" class="t s7_1021">xmm1. </span>
<span id="t2a_1021" class="t s7_1021">VEX.256.66.0F38.WIG 01 /r </span>
<span id="t2b_1021" class="t s7_1021">VPHADDW ymm1, ymm2, ymm3/m256 </span>
<span id="t2c_1021" class="t s7_1021">RVM </span><span id="t2d_1021" class="t s7_1021">V/V </span><span id="t2e_1021" class="t s7_1021">AVX2 </span><span id="t2f_1021" class="t s7_1021">Add 16-bit signed integers horizontally, pack </span>
<span id="t2g_1021" class="t s7_1021">to ymm1. </span>
<span id="t2h_1021" class="t s7_1021">VEX.256.66.0F38.WIG 02 /r </span>
<span id="t2i_1021" class="t s7_1021">VPHADDD ymm1, ymm2, ymm3/m256 </span>
<span id="t2j_1021" class="t s7_1021">RVM </span><span id="t2k_1021" class="t s7_1021">V/V </span><span id="t2l_1021" class="t s7_1021">AVX2 </span><span id="t2m_1021" class="t s7_1021">Add 32-bit signed integers horizontally, pack </span>
<span id="t2n_1021" class="t s7_1021">to ymm1. </span>
<span id="t2o_1021" class="t s6_1021">Op/En </span><span id="t2p_1021" class="t s6_1021">Operand 1 </span><span id="t2q_1021" class="t s6_1021">Operand 2 </span><span id="t2r_1021" class="t s6_1021">Operand 3 </span><span id="t2s_1021" class="t s6_1021">Operand 4 </span>
<span id="t2t_1021" class="t s7_1021">RM </span><span id="t2u_1021" class="t s7_1021">ModRM:reg (r, w) </span><span id="t2v_1021" class="t s7_1021">ModRM:r/m (r) </span><span id="t2w_1021" class="t s7_1021">N/A </span><span id="t2x_1021" class="t s7_1021">N/A </span>
<span id="t2y_1021" class="t s7_1021">RVM </span><span id="t2z_1021" class="t s7_1021">ModRM:reg (w) </span><span id="t30_1021" class="t s7_1021">VEX.vvvv (r) </span><span id="t31_1021" class="t s7_1021">ModRM:r/m (r) </span><span id="t32_1021" class="t s7_1021">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
