
*** Running vivado
    with args -log ALU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ALU.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'alu' is not ideal for floorplanning, since the cellview 'alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 581.391 ; gain = 305.129
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 581.391 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1521d43d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.761 . Memory (MB): peak = 1139.758 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1868 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1521d43d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1139.758 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 135c1d076

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1139.758 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 135c1d076

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1139.758 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 135c1d076

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1139.758 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1139.758 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 135c1d076

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1139.758 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c0e3cb95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1139.758 ; gain = 0.000
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1139.758 ; gain = 558.367
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/DSD-II/Exercise5/project_1/project_1.runs/impl_1/ALU_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1139.758 ; gain = 0.000
Command: report_drc -file ALU_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/DSD-II/Exercise5/project_1/project_1.runs/impl_1/ALU_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1139.758 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a917a83d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1139.758 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a917a83d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b3fbc602

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b3fbc602

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1139.758 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b3fbc602

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: e0282a08

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e0282a08

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b338a712

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 112645609

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 112645609

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26247ec52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26247ec52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26247ec52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26247ec52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 26247ec52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26247ec52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 26247ec52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 26247ec52

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26247ec52

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000
Ending Placer Task | Checksum: 19169c66d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.758 ; gain = 0.000
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DSD-II/Exercise5/project_1/project_1.runs/impl_1/ALU_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1139.758 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1139.758 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1139.758 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1139.758 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e8521e30 ConstDB: 0 ShapeSum: a917a83d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "in2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "control[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "control[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "control[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "control[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "control[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "control[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "control[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "control[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 13f5540d4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1241.547 ; gain = 101.789

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13f5540d4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1247.535 ; gain = 107.777

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13f5540d4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1247.535 ; gain = 107.777
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: fb3a579e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1250.633 ; gain = 110.875

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c6bf2b80

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1251.672 ; gain = 111.914

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1389bb280

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1251.676 ; gain = 111.918
Phase 4 Rip-up And Reroute | Checksum: 1389bb280

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1251.676 ; gain = 111.918

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1389bb280

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1251.676 ; gain = 111.918

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1389bb280

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1251.676 ; gain = 111.918
Phase 6 Post Hold Fix | Checksum: 1389bb280

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1251.676 ; gain = 111.918

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.695288 %
  Global Horizontal Routing Utilization  = 0.597215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1389bb280

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1251.676 ; gain = 111.918

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1389bb280

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1253.727 ; gain = 113.969

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c381b994

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1253.727 ; gain = 113.969
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1253.727 ; gain = 113.969

Routing Is Done.
44 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1253.727 ; gain = 113.969
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 1253.727 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DSD-II/Exercise5/project_1/project_1.runs/impl_1/ALU_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1253.727 ; gain = 0.000
Command: report_drc -file ALU_drc_routed.rpt -pb ALU_drc_routed.pb -rpx ALU_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/DSD-II/Exercise5/project_1/project_1.runs/impl_1/ALU_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file ALU_methodology_drc_routed.rpt -rpx ALU_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/DSD-II/Exercise5/project_1/project_1.runs/impl_1/ALU_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file ALU_power_routed.rpt -pb ALU_power_summary_routed.pb -rpx ALU_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
51 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1297.367 ; gain = 32.047
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 19:21:25 2019...
