##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_IR_IntClock
		4.2::Critical Path Report for BleUart_IntClock
		4.3::Critical Path Report for Clock_1
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. BleUart_IntClock:R)
		5.4::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
		5.6::Critical Path Report for (BleUart_IntClock:R vs. BleUart_IntClock:R)
		5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_IR_IntClock            | Frequency: 32.03 MHz  | Target: 1.00 MHz   | 
Clock: ADC_IR_IntClock(routed)    | N/A                   | Target: 1.00 MHz   | 
Clock: BleUart_IntClock           | Frequency: 55.61 MHz  | Target: 0.31 MHz   | 
Clock: Clock_1                    | Frequency: 79.69 MHz  | Target: 0.02 MHz   | 
Clock: Clock_3                    | N/A                   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 63.44 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_IR_IntClock   ADC_IR_IntClock   1e+006           968780      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_IR_IntClock   CyBUS_CLK         41666.7          33185       N/A              N/A         N/A              N/A         N/A              N/A         
BleUart_IntClock  BleUart_IntClock  3.25e+006        3232016     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1           Clock_1           5e+007           49987451    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         ADC_IR_IntClock   41666.7          34308       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         BleUart_IntClock  41666.7          25903       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         41666.7          30503       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name   Setup to Clk  Clock Name:Phase  
----------  ------------  ----------------  
SW2(0)_PAD  16725         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase    
------------  ------------  ------------------  
BleTx(0)_PAD  33535         BleUart_IntClock:R  
IN1(0)_PAD    23409         Clock_1:R           
IN3(0)_PAD    23677         Clock_1:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_IR_IntClock
*********************************************
Clock: ADC_IR_IntClock
Frequency: 32.03 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 968780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27710
-------------------------------------   ----- 
End-of-path arrival time (ps)           27710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell65   9661  27710  968780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell65         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for BleUart_IntClock
**********************************************
Clock: BleUart_IntClock
Frequency: 55.61 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232016p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q                      macrocell96     1250   1250  3232016  RISE       1
\BleUart:BUART:counter_load_not\/main_0           macrocell6      4901   6151  3232016  RISE       1
\BleUart:BUART:counter_load_not\/q                macrocell6      3350   9501  3232016  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2293  11794  3232016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 79.69 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49987451p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  49987451  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   4199   6489  49987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 63.44 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25903p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12294
-------------------------------------   ----- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell29            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
BleRx(0)/fb                                iocell29        1743   1743  25903  RISE       1
\BleUart:BUART:rx_postpoll\/main_1         macrocell10     4952   6695  25903  RISE       1
\BleUart:BUART:rx_postpoll\/q              macrocell10     3350  10045  25903  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2249  12294  25903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30503  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell85   6633   7653  30503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell85         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell85   1250   1250  34308  RISE       1
Net_13/main_0                        macrocell84   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell84         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. BleUart_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25903p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12294
-------------------------------------   ----- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell29            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
BleRx(0)/fb                                iocell29        1743   1743  25903  RISE       1
\BleUart:BUART:rx_postpoll\/main_1         macrocell10     4952   6695  25903  RISE       1
\BleUart:BUART:rx_postpoll\/q              macrocell10     3350  10045  25903  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2249  12294  25903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33185p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell84         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell84   1250   1250  33185  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell85   3722   4972  33185  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell85         0      0  RISE       1


5.5::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 968780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27710
-------------------------------------   ----- 
End-of-path arrival time (ps)           27710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell65   9661  27710  968780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell65         0      0  RISE       1


5.6::Critical Path Report for (BleUart_IntClock:R vs. BleUart_IntClock:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232016p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q                      macrocell96     1250   1250  3232016  RISE       1
\BleUart:BUART:counter_load_not\/main_0           macrocell6      4901   6151  3232016  RISE       1
\BleUart:BUART:counter_load_not\/q                macrocell6      3350   9501  3232016  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2293  11794  3232016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1


5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49987451p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  49987451  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   4199   6489  49987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25903p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12294
-------------------------------------   ----- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell29            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
BleRx(0)/fb                                iocell29        1743   1743  25903  RISE       1
\BleUart:BUART:rx_postpoll\/main_1         macrocell10     4952   6695  25903  RISE       1
\BleUart:BUART:rx_postpoll\/q              macrocell10     3350  10045  25903  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2249  12294  25903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:pollcount_1\/main_3
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 30440p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell29            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
BleRx(0)/fb                         iocell29       1743   1743  25903  RISE       1
\BleUart:BUART:pollcount_1\/main_3  macrocell107   5973   7716  30440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:pollcount_0\/main_2
Capture Clock  : \BleUart:BUART:pollcount_0\/clock_0
Path slack     : 30440p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell29            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
BleRx(0)/fb                         iocell29       1743   1743  25903  RISE       1
\BleUart:BUART:pollcount_0\/main_2  macrocell108   5973   7716  30440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:rx_state_2\/main_8
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 30456p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell29            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
BleRx(0)/fb                        iocell29       1743   1743  25903  RISE       1
\BleUart:BUART:rx_state_2\/main_8  macrocell104   5958   7701  30456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30503  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell85   6633   7653  30503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:rx_state_0\/main_9
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 31468p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell29            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
BleRx(0)/fb                        iocell29       1743   1743  25903  RISE       1
\BleUart:BUART:rx_state_0\/main_9  macrocell101   4946   6689  31468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:rx_status_3\/main_6
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 31468p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell29            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
BleRx(0)/fb                         iocell29       1743   1743  25903  RISE       1
\BleUart:BUART:rx_status_3\/main_6  macrocell109   4946   6689  31468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:rx_last\/main_0
Capture Clock  : \BleUart:BUART:rx_last\/clock_0
Path slack     : 31468p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell29            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
BleRx(0)/fb                     iocell29       1743   1743  25903  RISE       1
\BleUart:BUART:rx_last\/main_0  macrocell110   4946   6689  31468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_last\/clock_0                            macrocell110        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33185p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell84         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell84   1250   1250  33185  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell85   3722   4972  33185  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell85   1250   1250  34308  RISE       1
Net_13/main_0                        macrocell84   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell84         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell85   1250   1250  34308  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/main_0     macrocell86   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell85   1250   1250  34314  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell85   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 968780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27710
-------------------------------------   ----- 
End-of-path arrival time (ps)           27710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell65   9661  27710  968780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell65         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 968780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27710
-------------------------------------   ----- 
End-of-path arrival time (ps)           27710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell76   9661  27710  968780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell76         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 969208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27282
-------------------------------------   ----- 
End-of-path arrival time (ps)           27282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell25   9233  27282  969208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell25         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 969208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27282
-------------------------------------   ----- 
End-of-path arrival time (ps)           27282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell26   9233  27282  969208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell26         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 969208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27282
-------------------------------------   ----- 
End-of-path arrival time (ps)           27282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell72   9233  27282  969208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell72         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 969209p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27281
-------------------------------------   ----- 
End-of-path arrival time (ps)           27281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell33   9231  27281  969209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell33         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 969209p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27281
-------------------------------------   ----- 
End-of-path arrival time (ps)           27281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell47   9231  27281  969209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell47         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 969209p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27281
-------------------------------------   ----- 
End-of-path arrival time (ps)           27281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell60   9231  27281  969209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell60         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 969230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27260
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell23   9210  27260  969230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell23         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 969230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27260
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell24   9210  27260  969230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell24         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 969230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27260
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell42   9210  27260  969230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell42         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 969232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27258
-------------------------------------   ----- 
End-of-path arrival time (ps)           27258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell29   9209  27258  969232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell29         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 969232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27258
-------------------------------------   ----- 
End-of-path arrival time (ps)           27258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell50   9209  27258  969232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell50         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 969232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27258
-------------------------------------   ----- 
End-of-path arrival time (ps)           27258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell66   9209  27258  969232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell66         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 969232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27258
-------------------------------------   ----- 
End-of-path arrival time (ps)           27258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell83   9209  27258  969232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell83         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 969314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27176
-------------------------------------   ----- 
End-of-path arrival time (ps)           27176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell38   9127  27176  969314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell38         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 969314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27176
-------------------------------------   ----- 
End-of-path arrival time (ps)           27176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell40   9127  27176  969314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell40         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 969314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27176
-------------------------------------   ----- 
End-of-path arrival time (ps)           27176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell46   9127  27176  969314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell46         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 969705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26785
-------------------------------------   ----- 
End-of-path arrival time (ps)           26785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell68   8736  26785  969705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell68         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 969705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26785
-------------------------------------   ----- 
End-of-path arrival time (ps)           26785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell70   8736  26785  969705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell70         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 969705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26785
-------------------------------------   ----- 
End-of-path arrival time (ps)           26785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell77   8736  26785  969705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell77         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 970611p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25879
-------------------------------------   ----- 
End-of-path arrival time (ps)           25879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell20   7829  25879  970611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 970611p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25879
-------------------------------------   ----- 
End-of-path arrival time (ps)           25879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell21   7829  25879  970611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell21         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 970611p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25879
-------------------------------------   ----- 
End-of-path arrival time (ps)           25879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell22   7829  25879  970611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 970611p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25879
-------------------------------------   ----- 
End-of-path arrival time (ps)           25879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell27   7829  25879  970611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 970612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25878
-------------------------------------   ----- 
End-of-path arrival time (ps)           25878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell34   7828  25878  970612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell34         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 970612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25878
-------------------------------------   ----- 
End-of-path arrival time (ps)           25878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell53   7828  25878  970612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell53         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 970635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25855
-------------------------------------   ----- 
End-of-path arrival time (ps)           25855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell31   7806  25855  970635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell31         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 970635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25855
-------------------------------------   ----- 
End-of-path arrival time (ps)           25855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell39   7806  25855  970635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell39         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 970635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25855
-------------------------------------   ----- 
End-of-path arrival time (ps)           25855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell52   7806  25855  970635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell52         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 970635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25855
-------------------------------------   ----- 
End-of-path arrival time (ps)           25855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell81   7806  25855  970635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell81         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 971280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25210
-------------------------------------   ----- 
End-of-path arrival time (ps)           25210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell48   7161  25210  971280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell48         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 971280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25210
-------------------------------------   ----- 
End-of-path arrival time (ps)           25210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell74   7161  25210  971280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell74         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 971280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25210
-------------------------------------   ----- 
End-of-path arrival time (ps)           25210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell80   7161  25210  971280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell80         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 971854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24636
-------------------------------------   ----- 
End-of-path arrival time (ps)           24636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell44   6586  24636  971854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell44         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 971854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24636
-------------------------------------   ----- 
End-of-path arrival time (ps)           24636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell56   6586  24636  971854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell56         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 971854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24636
-------------------------------------   ----- 
End-of-path arrival time (ps)           24636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell75   6586  24636  971854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell75         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 971854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24636
-------------------------------------   ----- 
End-of-path arrival time (ps)           24636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell79   6586  24636  971854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell79         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 971871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24619
-------------------------------------   ----- 
End-of-path arrival time (ps)           24619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell35   6570  24619  971871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell35         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 971871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24619
-------------------------------------   ----- 
End-of-path arrival time (ps)           24619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell45   6570  24619  971871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell45         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 971871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24619
-------------------------------------   ----- 
End-of-path arrival time (ps)           24619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell71   6570  24619  971871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell71         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 972724p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23766
-------------------------------------   ----- 
End-of-path arrival time (ps)           23766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell37   5716  23766  972724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell37         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 972724p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23766
-------------------------------------   ----- 
End-of-path arrival time (ps)           23766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell49   5716  23766  972724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell49         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 972724p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23766
-------------------------------------   ----- 
End-of-path arrival time (ps)           23766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell58   5716  23766  972724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell58         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 972725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23765
-------------------------------------   ----- 
End-of-path arrival time (ps)           23765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell61   5716  23765  972725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell61         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 972725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23765
-------------------------------------   ----- 
End-of-path arrival time (ps)           23765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell78   5716  23765  972725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell78         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 972739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23751
-------------------------------------   ----- 
End-of-path arrival time (ps)           23751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell73   5702  23751  972739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell73         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 972739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23751
-------------------------------------   ----- 
End-of-path arrival time (ps)           23751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell28   5701  23751  972739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell28         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 972739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23751
-------------------------------------   ----- 
End-of-path arrival time (ps)           23751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell59   5701  23751  972739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell59         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 972928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23562
-------------------------------------   ----- 
End-of-path arrival time (ps)           23562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell36   5512  23562  972928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell36         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 972928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23562
-------------------------------------   ----- 
End-of-path arrival time (ps)           23562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell43   5512  23562  972928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell43         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 972929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23561
-------------------------------------   ----- 
End-of-path arrival time (ps)           23561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell62   5511  23561  972929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell62         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 972952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23538
-------------------------------------   ----- 
End-of-path arrival time (ps)           23538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell54   5489  23538  972952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell54         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 972952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23538
-------------------------------------   ----- 
End-of-path arrival time (ps)           23538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell67   5489  23538  972952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell67         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 974157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22333
-------------------------------------   ----- 
End-of-path arrival time (ps)           22333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell55   4284  22333  974157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell55         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 974157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22333
-------------------------------------   ----- 
End-of-path arrival time (ps)           22333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell63   4284  22333  974157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell63         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 974157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22333
-------------------------------------   ----- 
End-of-path arrival time (ps)           22333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell82   4284  22333  974157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell82         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 974169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22321
-------------------------------------   ----- 
End-of-path arrival time (ps)           22321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell41   4272  22321  974169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell41         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 974169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22321
-------------------------------------   ----- 
End-of-path arrival time (ps)           22321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell51   4272  22321  974169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell51         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 974169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22321
-------------------------------------   ----- 
End-of-path arrival time (ps)           22321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell57   4272  22321  974169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell57         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 974169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22321
-------------------------------------   ----- 
End-of-path arrival time (ps)           22321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell64   4272  22321  974169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell64         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 974829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21661
-------------------------------------   ----- 
End-of-path arrival time (ps)           21661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell30   3612  21661  974829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell30         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 974829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21661
-------------------------------------   ----- 
End-of-path arrival time (ps)           21661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell32   3612  21661  974829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 974829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21661
-------------------------------------   ----- 
End-of-path arrival time (ps)           21661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7799   9049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12399  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2300  14699  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18049  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell69   3612  21661  974829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell69         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 982032p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14458
-------------------------------------   ----- 
End-of-path arrival time (ps)           14458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell25  13208  14458  982032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 982032p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14458
-------------------------------------   ----- 
End-of-path arrival time (ps)           14458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell26  13208  14458  982032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell26         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982032p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14458
-------------------------------------   ----- 
End-of-path arrival time (ps)           14458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell72  13208  14458  982032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell72         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell33  13198  14448  982042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell33         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell47  13198  14448  982042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell47         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell60  13198  14448  982042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell60         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 982047p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14443
-------------------------------------   ----- 
End-of-path arrival time (ps)           14443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell23  13193  14443  982047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell23         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 982047p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14443
-------------------------------------   ----- 
End-of-path arrival time (ps)           14443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell24  13193  14443  982047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell24         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 982047p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14443
-------------------------------------   ----- 
End-of-path arrival time (ps)           14443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell42  13193  14443  982047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell42         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 982048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell38  13192  14442  982048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell38         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 982048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell40  13192  14442  982048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell40         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 982048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell46  13192  14442  982048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell46         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 982049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14441
-------------------------------------   ----- 
End-of-path arrival time (ps)           14441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell68  13191  14441  982049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell68         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 982049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14441
-------------------------------------   ----- 
End-of-path arrival time (ps)           14441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell70  13191  14441  982049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell70         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 982049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14441
-------------------------------------   ----- 
End-of-path arrival time (ps)           14441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell77  13191  14441  982049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell77         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 982063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14427
-------------------------------------   ----- 
End-of-path arrival time (ps)           14427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell29  13177  14427  982063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell29         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 982063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14427
-------------------------------------   ----- 
End-of-path arrival time (ps)           14427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell50  13177  14427  982063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell50         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 982063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14427
-------------------------------------   ----- 
End-of-path arrival time (ps)           14427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell66  13177  14427  982063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell66         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 982063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14427
-------------------------------------   ----- 
End-of-path arrival time (ps)           14427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell83  13177  14427  982063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell83         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 982067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14423
-------------------------------------   ----- 
End-of-path arrival time (ps)           14423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell65  13173  14423  982067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell65         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 982067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14423
-------------------------------------   ----- 
End-of-path arrival time (ps)           14423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell76  13173  14423  982067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell76         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 983291p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell48  11949  13199  983291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell48         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 983291p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell74  11949  13199  983291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell74         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983291p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell80  11949  13199  983291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell80         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell68  11827  13077  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell68         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell70  11827  13077  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell70         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell77  11827  13077  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell77         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 983440p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13050
-------------------------------------   ----- 
End-of-path arrival time (ps)           13050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell20  11800  13050  983440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell20         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 983440p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13050
-------------------------------------   ----- 
End-of-path arrival time (ps)           13050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell21  11800  13050  983440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell21         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 983440p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13050
-------------------------------------   ----- 
End-of-path arrival time (ps)           13050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell22  11800  13050  983440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell22         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 983440p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13050
-------------------------------------   ----- 
End-of-path arrival time (ps)           13050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell27  11800  13050  983440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell27         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 983450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13040
-------------------------------------   ----- 
End-of-path arrival time (ps)           13040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell34  11790  13040  983450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 983450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13040
-------------------------------------   ----- 
End-of-path arrival time (ps)           13040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell53  11790  13040  983450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell53         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 983469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13021
-------------------------------------   ----- 
End-of-path arrival time (ps)           13021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell31  11771  13021  983469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13021
-------------------------------------   ----- 
End-of-path arrival time (ps)           13021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell39  11771  13021  983469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell39         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13021
-------------------------------------   ----- 
End-of-path arrival time (ps)           13021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell52  11771  13021  983469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell52         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 983469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13021
-------------------------------------   ----- 
End-of-path arrival time (ps)           13021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell81  11771  13021  983469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell81         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12780
-------------------------------------   ----- 
End-of-path arrival time (ps)           12780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell35  11530  12780  983710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell35         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 983710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12780
-------------------------------------   ----- 
End-of-path arrival time (ps)           12780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell45  11530  12780  983710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell45         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 983710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12780
-------------------------------------   ----- 
End-of-path arrival time (ps)           12780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell71  11530  12780  983710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell71         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 983945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12545
-------------------------------------   ----- 
End-of-path arrival time (ps)           12545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell38  11295  12545  983945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell38         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 983945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12545
-------------------------------------   ----- 
End-of-path arrival time (ps)           12545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell40  11295  12545  983945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 983945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12545
-------------------------------------   ----- 
End-of-path arrival time (ps)           12545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell46  11295  12545  983945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell46         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 983959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12531
-------------------------------------   ----- 
End-of-path arrival time (ps)           12531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell23  11281  12531  983959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell23         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 983959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12531
-------------------------------------   ----- 
End-of-path arrival time (ps)           12531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell24  11281  12531  983959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell24         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 983959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12531
-------------------------------------   ----- 
End-of-path arrival time (ps)           12531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell42  11281  12531  983959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell42         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 984284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell44  10956  12206  984284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell44         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell56  10956  12206  984284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell56         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell75  10956  12206  984284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell75         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 984284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell79  10956  12206  984284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell79         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12150
-------------------------------------   ----- 
End-of-path arrival time (ps)           12150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell65  10900  12150  984340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell65         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12150
-------------------------------------   ----- 
End-of-path arrival time (ps)           12150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell76  10900  12150  984340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell76         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell29  10740  11990  984500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell29         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell50  10740  11990  984500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell50         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell66  10740  11990  984500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell66         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 984500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell83  10740  11990  984500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell83         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11977
-------------------------------------   ----- 
End-of-path arrival time (ps)           11977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell29  10727  11977  984513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell29         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11977
-------------------------------------   ----- 
End-of-path arrival time (ps)           11977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell50  10727  11977  984513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell50         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11977
-------------------------------------   ----- 
End-of-path arrival time (ps)           11977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell66  10727  11977  984513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell66         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 984513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11977
-------------------------------------   ----- 
End-of-path arrival time (ps)           11977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell83  10727  11977  984513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell83         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell23  10702  11952  984538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell23         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 984538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell24  10702  11952  984538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell24         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell42  10702  11952  984538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell42         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984882p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11608
-------------------------------------   ----- 
End-of-path arrival time (ps)           11608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell33  10358  11608  984882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell33         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984882p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11608
-------------------------------------   ----- 
End-of-path arrival time (ps)           11608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell47  10358  11608  984882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell47         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984882p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11608
-------------------------------------   ----- 
End-of-path arrival time (ps)           11608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell60  10358  11608  984882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell60         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11602
-------------------------------------   ----- 
End-of-path arrival time (ps)           11602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell25  10352  11602  984888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell25         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11602
-------------------------------------   ----- 
End-of-path arrival time (ps)           11602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell26  10352  11602  984888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell26         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 984888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11602
-------------------------------------   ----- 
End-of-path arrival time (ps)           11602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell72  10352  11602  984888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell72         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 984920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           11570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell73  10320  11570  984920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell73         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell25  10305  11555  984935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell25         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell26  10305  11555  984935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell26         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 984935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell72  10305  11555  984935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell72         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11552
-------------------------------------   ----- 
End-of-path arrival time (ps)           11552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell33  10302  11552  984938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell33         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11552
-------------------------------------   ----- 
End-of-path arrival time (ps)           11552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell47  10302  11552  984938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell47         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11552
-------------------------------------   ----- 
End-of-path arrival time (ps)           11552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell60  10302  11552  984938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell60         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984964p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell23  10276  11526  984964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell23         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 984964p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell24  10276  11526  984964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell24         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984964p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell42  10276  11526  984964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell42         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell29  10272  11522  984968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell29         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell50  10272  11522  984968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell50         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell66  10272  11522  984968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell66         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 984968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell83  10272  11522  984968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell83         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell68  10256  11506  984984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell68         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell70  10256  11506  984984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell70         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 984984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell77  10256  11506  984984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell77         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 984984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell38  10256  11506  984984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell38         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell40  10256  11506  984984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 984984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell46  10256  11506  984984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell46         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985007p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11483
-------------------------------------   ----- 
End-of-path arrival time (ps)           11483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell65  10233  11483  985007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell65         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985007p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11483
-------------------------------------   ----- 
End-of-path arrival time (ps)           11483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell76  10233  11483  985007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell76         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 985008p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell35  10232  11482  985008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell35         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985008p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell45  10232  11482  985008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell45         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985008p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell71  10232  11482  985008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell71         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 985085p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell25  10155  11405  985085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell25         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985085p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell26  10155  11405  985085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell26         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 985085p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell72  10155  11405  985085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell72         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell33  10153  11403  985087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell33         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell47  10153  11403  985087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell47         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell60  10153  11403  985087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell60         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985466p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell61   9774  11024  985466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell61         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985466p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell78   9774  11024  985466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell78         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell48   9510  10760  985730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell48         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell74   9510  10760  985730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell74         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell80   9510  10760  985730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell80         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985777p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10713
-------------------------------------   ----- 
End-of-path arrival time (ps)           10713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell38   9463  10713  985777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell38         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985777p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10713
-------------------------------------   ----- 
End-of-path arrival time (ps)           10713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell40   9463  10713  985777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell40         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985777p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10713
-------------------------------------   ----- 
End-of-path arrival time (ps)           10713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell46   9463  10713  985777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell46         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 985779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell68   9461  10711  985779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell68         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 985779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell70   9461  10711  985779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell70         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell77   9461  10711  985779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell77         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985789p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell65   9451  10701  985789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell65         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985789p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell76   9451  10701  985789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell76         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 985819p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell37   9421  10671  985819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell37         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 985819p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell49   9421  10671  985819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell49         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 985819p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell58   9421  10671  985819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell58         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10670
-------------------------------------   ----- 
End-of-path arrival time (ps)           10670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell61   9420  10670  985820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell61         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10670
-------------------------------------   ----- 
End-of-path arrival time (ps)           10670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell78   9420  10670  985820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell78         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 985842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell37   9398  10648  985842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell37         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 985842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell49   9398  10648  985842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell49         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 985842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell58   9398  10648  985842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell58         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 985876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10614
-------------------------------------   ----- 
End-of-path arrival time (ps)           10614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell28   9364  10614  985876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell28         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 985876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10614
-------------------------------------   ----- 
End-of-path arrival time (ps)           10614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell59   9364  10614  985876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell59         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 986004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell38   9236  10486  986004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell38         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell40   9236  10486  986004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell40         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell46   9236  10486  986004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell46         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell68   9234  10484  986006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell68         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell70   9234  10484  986006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell70         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 986006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell77   9234  10484  986006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell77         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 986022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10468
-------------------------------------   ----- 
End-of-path arrival time (ps)           10468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell65   9218  10468  986022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell65         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 986022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10468
-------------------------------------   ----- 
End-of-path arrival time (ps)           10468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell76   9218  10468  986022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell76         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 986104p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10386
-------------------------------------   ----- 
End-of-path arrival time (ps)           10386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell36   9136  10386  986104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell36         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986104p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10386
-------------------------------------   ----- 
End-of-path arrival time (ps)           10386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell43   9136  10386  986104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell43         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10376
-------------------------------------   ----- 
End-of-path arrival time (ps)           10376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell62   9126  10376  986114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell62         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10357
-------------------------------------   ----- 
End-of-path arrival time (ps)           10357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell54   9107  10357  986133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell54         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10357
-------------------------------------   ----- 
End-of-path arrival time (ps)           10357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell67   9107  10357  986133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell67         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10321
-------------------------------------   ----- 
End-of-path arrival time (ps)           10321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell55   9071  10321  986169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell55         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 986169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10321
-------------------------------------   ----- 
End-of-path arrival time (ps)           10321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell63   9071  10321  986169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell63         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10321
-------------------------------------   ----- 
End-of-path arrival time (ps)           10321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell82   9071  10321  986169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell82         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell41   9051  10301  986189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell41         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 986189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell51   9051  10301  986189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell51         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 986189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell57   9051  10301  986189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell57         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell64   9051  10301  986189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell64         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 986222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10268
-------------------------------------   ----- 
End-of-path arrival time (ps)           10268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell48   9018  10268  986222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell48         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10268
-------------------------------------   ----- 
End-of-path arrival time (ps)           10268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell74   9018  10268  986222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell74         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10268
-------------------------------------   ----- 
End-of-path arrival time (ps)           10268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell80   9018  10268  986222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell80         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 986255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -4060
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  986255  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2817   4027  986255  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7377  986255  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2308   9685  986255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10146
-------------------------------------   ----- 
End-of-path arrival time (ps)           10146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell20   8896  10146  986344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell20         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10146
-------------------------------------   ----- 
End-of-path arrival time (ps)           10146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell21   8896  10146  986344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell21         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10146
-------------------------------------   ----- 
End-of-path arrival time (ps)           10146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell22   8896  10146  986344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell22         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 986344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10146
-------------------------------------   ----- 
End-of-path arrival time (ps)           10146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell27   8896  10146  986344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell27         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 986347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10143
-------------------------------------   ----- 
End-of-path arrival time (ps)           10143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell34   8893  10143  986347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell34         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986347p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10143
-------------------------------------   ----- 
End-of-path arrival time (ps)           10143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell53   8893  10143  986347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell53         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 986361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell38   8879  10129  986361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell38         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell40   8879  10129  986361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell40         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell46   8879  10129  986361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell46         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell68   8878  10128  986362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell68         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell70   8878  10128  986362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell70         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 986362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell77   8878  10128  986362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell77         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10114
-------------------------------------   ----- 
End-of-path arrival time (ps)           10114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell31   8864  10114  986376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell31         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10114
-------------------------------------   ----- 
End-of-path arrival time (ps)           10114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell39   8864  10114  986376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell39         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 986376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10114
-------------------------------------   ----- 
End-of-path arrival time (ps)           10114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell52   8864  10114  986376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell52         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10114
-------------------------------------   ----- 
End-of-path arrival time (ps)           10114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell81   8864  10114  986376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell81         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 986380p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell65   8860  10110  986380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell65         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 986380p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell76   8860  10110  986380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell76         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 986486p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10004
-------------------------------------   ----- 
End-of-path arrival time (ps)           10004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell33   8754  10004  986486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell33         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 986486p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10004
-------------------------------------   ----- 
End-of-path arrival time (ps)           10004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell47   8754  10004  986486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell47         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986486p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10004
-------------------------------------   ----- 
End-of-path arrival time (ps)           10004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell60   8754  10004  986486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell60         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell25   8735   9985  986505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell25         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 986505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell26   8735   9985  986505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell26         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell72   8735   9985  986505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell72         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 986612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell34   8628   9878  986612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell34         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell53   8628   9878  986612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell53         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell20   8623   9873  986617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell20         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell21   8623   9873  986617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell21         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell22   8623   9873  986617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell22         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 986617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell27   8623   9873  986617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell27         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell31   8618   9868  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell31         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell39   8618   9868  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell39         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell52   8618   9868  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell52         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell81   8618   9868  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell81         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 986650p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9840
-------------------------------------   ---- 
End-of-path arrival time (ps)           9840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell61   8590   9840  986650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell61         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 986650p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9840
-------------------------------------   ---- 
End-of-path arrival time (ps)           9840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell78   8590   9840  986650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell78         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell28   8582   9832  986658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell28         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 986658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell59   8582   9832  986658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell59         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9745
-------------------------------------   ---- 
End-of-path arrival time (ps)           9745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell37   8495   9745  986745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell37         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 986745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9745
-------------------------------------   ---- 
End-of-path arrival time (ps)           9745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell49   8495   9745  986745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell49         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9745
-------------------------------------   ---- 
End-of-path arrival time (ps)           9745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell58   8495   9745  986745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell58         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 986750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell61   8490   9740  986750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell61         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 986750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell78   8490   9740  986750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell78         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986757p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell73   8483   9733  986757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell73         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9730
-------------------------------------   ---- 
End-of-path arrival time (ps)           9730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell28   8480   9730  986760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell28         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 986760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9730
-------------------------------------   ---- 
End-of-path arrival time (ps)           9730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell59   8480   9730  986760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell59         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell30   8351   9601  986889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell30         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell32   8351   9601  986889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell32         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell69   8351   9601  986889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell69         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9468
-------------------------------------   ---- 
End-of-path arrival time (ps)           9468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell48   8218   9468  987022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell48         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 987022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9468
-------------------------------------   ---- 
End-of-path arrival time (ps)           9468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell74   8218   9468  987022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell74         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9468
-------------------------------------   ---- 
End-of-path arrival time (ps)           9468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell80   8218   9468  987022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell80         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell29   8195   9445  987045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell29         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell50   8195   9445  987045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell50         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell66   8195   9445  987045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell66         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell83   8195   9445  987045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell83         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell34   8067   9317  987173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell34         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell53   8067   9317  987173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell53         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9265
-------------------------------------   ---- 
End-of-path arrival time (ps)           9265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell30   8015   9265  987225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell30         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 987225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9265
-------------------------------------   ---- 
End-of-path arrival time (ps)           9265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell32   8015   9265  987225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell32         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9265
-------------------------------------   ---- 
End-of-path arrival time (ps)           9265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell69   8015   9265  987225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell69         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell55   8013   9263  987227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell55         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell63   8013   9263  987227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell63         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell82   8013   9263  987227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell82         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell48   7992   9242  987248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell48         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 987248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell74   7992   9242  987248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell74         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell80   7992   9242  987248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell80         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987309p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9181
-------------------------------------   ---- 
End-of-path arrival time (ps)           9181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell73   7931   9181  987309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell73         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987348p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell41   7892   9142  987348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell41         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987348p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell51   7892   9142  987348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell51         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987348p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell57   7892   9142  987348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell57         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987348p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell64   7892   9142  987348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell64         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987356p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9134
-------------------------------------   ---- 
End-of-path arrival time (ps)           9134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell31   7884   9134  987356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell31         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 987356p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9134
-------------------------------------   ---- 
End-of-path arrival time (ps)           9134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell39   7884   9134  987356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell39         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987356p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9134
-------------------------------------   ---- 
End-of-path arrival time (ps)           9134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell52   7884   9134  987356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell52         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 987356p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9134
-------------------------------------   ---- 
End-of-path arrival time (ps)           9134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell81   7884   9134  987356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell81         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987587p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell48   7653   8903  987587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell48         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 987587p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell74   7653   8903  987587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell74         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987587p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell80   7653   8903  987587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell80         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8899
-------------------------------------   ---- 
End-of-path arrival time (ps)           8899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell30   7649   8899  987591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell30         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 987591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8899
-------------------------------------   ---- 
End-of-path arrival time (ps)           8899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell32   7649   8899  987591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell32         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8899
-------------------------------------   ---- 
End-of-path arrival time (ps)           8899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell69   7649   8899  987591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell69         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell41   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell41         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell51   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell51         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell57   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell57         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell64   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell64         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell44   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell44         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell56   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell56         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell75   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell75         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell79   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell79         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8890
-------------------------------------   ---- 
End-of-path arrival time (ps)           8890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell20   7640   8890  987600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell20         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8890
-------------------------------------   ---- 
End-of-path arrival time (ps)           8890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell21   7640   8890  987600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell21         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8890
-------------------------------------   ---- 
End-of-path arrival time (ps)           8890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell22   7640   8890  987600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell22         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8890
-------------------------------------   ---- 
End-of-path arrival time (ps)           8890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell27   7640   8890  987600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell27         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell35   7625   8875  987615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell35         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 987615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell45   7625   8875  987615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell45         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 987615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell71   7625   8875  987615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell71         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell37   7422   8672  987818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell37         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell49   7422   8672  987818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell49         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell58   7422   8672  987818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell58         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987883p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell73   7357   8607  987883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell73         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 987884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell28   7356   8606  987884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell28         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell59   7356   8606  987884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell59         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell23   7344   8594  987896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell23         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell24   7344   8594  987896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell24         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell42   7344   8594  987896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell42         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell44   7317   8567  987923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell44         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell56   7317   8567  987923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell56         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 987923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell75   7317   8567  987923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell75         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell79   7317   8567  987923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell79         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell55   7076   8326  988164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell55         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 988164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell63   7076   8326  988164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell63         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell82   7076   8326  988164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell82         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 988166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell30   7074   8324  988166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell30         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell32   7074   8324  988166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell32         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 988166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell69   7074   8324  988166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell69         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 988175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell41   7065   8315  988175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell41         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 988175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell51   7065   8315  988175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell51         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell57   7065   8315  988175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell57         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 988175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell64   7065   8315  988175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell64         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988473p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8017
-------------------------------------   ---- 
End-of-path arrival time (ps)           8017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell36   6767   8017  988473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell36         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988473p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8017
-------------------------------------   ---- 
End-of-path arrival time (ps)           8017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell43   6767   8017  988473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell43         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell54   6746   7996  988494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell54         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell67   6746   7996  988494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell67         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7952
-------------------------------------   ---- 
End-of-path arrival time (ps)           7952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell34   6702   7952  988538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell34         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 988538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7952
-------------------------------------   ---- 
End-of-path arrival time (ps)           7952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell53   6702   7952  988538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell53         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell20   6696   7946  988544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell20         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell21   6696   7946  988544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell21         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell22   6696   7946  988544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell22         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 988544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell27   6696   7946  988544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell27         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988669p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7821
-------------------------------------   ---- 
End-of-path arrival time (ps)           7821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell36   6571   7821  988669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell36         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988669p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7821
-------------------------------------   ---- 
End-of-path arrival time (ps)           7821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell43   6571   7821  988669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell43         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell62   6568   7818  988672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell62         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988701p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell54   6539   7789  988701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell54         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988701p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell67   6539   7789  988701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell67         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 988720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell33   6520   7770  988720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell33         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell47   6520   7770  988720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell47         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 988720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell60   6520   7770  988720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell60         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 988723p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell25   6517   7767  988723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell25         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988723p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell26   6517   7767  988723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell26         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988723p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell72   6517   7767  988723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell72         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell29   6492   7742  988748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell29         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell50   6492   7742  988748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell50         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell66   6492   7742  988748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell66         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell83   6492   7742  988748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell83         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7740
-------------------------------------   ---- 
End-of-path arrival time (ps)           7740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell23   6490   7740  988750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell23         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 988750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7740
-------------------------------------   ---- 
End-of-path arrival time (ps)           7740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell24   6490   7740  988750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell24         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 988750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7740
-------------------------------------   ---- 
End-of-path arrival time (ps)           7740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell42   6490   7740  988750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell42         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell55   6454   7704  988786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell55         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 988786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell63   6454   7704  988786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell63         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell82   6454   7704  988786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell82         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989095p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell31   6145   7395  989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell31         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 989095p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell39   6145   7395  989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell39         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 989095p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell52   6145   7395  989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell52         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 989095p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell81   6145   7395  989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell81         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 989453p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7037
-------------------------------------   ---- 
End-of-path arrival time (ps)           7037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell35   5787   7037  989453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell35         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 989453p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7037
-------------------------------------   ---- 
End-of-path arrival time (ps)           7037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell45   5787   7037  989453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell45         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 989453p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7037
-------------------------------------   ---- 
End-of-path arrival time (ps)           7037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell71   5787   7037  989453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell71         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 989549p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell41   5691   6941  989549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell41         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989549p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell51   5691   6941  989549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell51         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989549p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell57   5691   6941  989549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell57         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 989549p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell64   5691   6941  989549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell64         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 989916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell41   5324   6574  989916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell41         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell51   5324   6574  989916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell51         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell57   5324   6574  989916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell57         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 989916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell64   5324   6574  989916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell64         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 989944p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell55   5296   6546  989944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell55         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989944p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell63   5296   6546  989944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell63         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 989944p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell82   5296   6546  989944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell82         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 989948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell30   5292   6542  989948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell30         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell32   5292   6542  989948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell32         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 989948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell69   5292   6542  989948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell69         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 990012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  990012  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    6678   7888  990012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_13/clk_en
Capture Clock  : Net_13/clock_0
Path slack     : 990012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  990012  RISE       1
Net_13/clk_en                        macrocell84    6678   7888  990012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell84         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 990012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  990012  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clk_en     macrocell86    6678   7888  990012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 990132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell34   5108   6358  990132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell34         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 990132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell53   5108   6358  990132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell53         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990135p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell20   5105   6355  990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell20         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990135p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell21   5105   6355  990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell21         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990135p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell22   5105   6355  990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell22         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 990135p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell27   5105   6355  990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell27         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990160p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell31   5080   6330  990160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell31         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 990160p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell39   5080   6330  990160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell39         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990160p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell52   5080   6330  990160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell52         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990160p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell81   5080   6330  990160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell81         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 990552p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5938
-------------------------------------   ---- 
End-of-path arrival time (ps)           5938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  972795  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell17   3998   5938  990552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 990571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell44   4669   5919  990571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell44         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 990571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell56   4669   5919  990571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell56         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 990571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell75   4669   5919  990571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell75         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell79   4669   5919  990571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell79         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 990644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  986255  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/load  count7cell     2786   3996  990644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 990742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  972965  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell18   3808   5748  990742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell36   4189   5439  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell36         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell43   4189   5439  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell43         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991197p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell44   4043   5293  991197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell44         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991197p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell56   4043   5293  991197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell56         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991197p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell75   4043   5293  991197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell75         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 991197p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell79   4043   5293  991197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell79         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5276
-------------------------------------   ---- 
End-of-path arrival time (ps)           5276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell35   4026   5276  991214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell35         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 991214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5276
-------------------------------------   ---- 
End-of-path arrival time (ps)           5276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell45   4026   5276  991214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell45         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5276
-------------------------------------   ---- 
End-of-path arrival time (ps)           5276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell71   4026   5276  991214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell71         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell62   3757   5007  991483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell62         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 991483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell54   3757   5007  991483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell54         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 991483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell15   1250   1250  969619  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell67   3757   5007  991483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell67         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell36   3616   4866  991624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell36         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 991624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell43   3616   4866  991624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell43         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell62   3606   4856  991634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell62         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell30   3605   4855  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell30         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 991635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell32   3605   4855  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell32         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell69   3605   4855  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell69         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991639p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell55   3601   4851  991639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell55         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 991639p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell63   3601   4851  991639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell63         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991639p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell82   3601   4851  991639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell82         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 991677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell54   3563   4813  991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell54         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 991677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell19   1250   1250  968780  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell67   3563   4813  991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell67         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell44   3538   4788  991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell44         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell56   3538   4788  991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell56         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell75   3538   4788  991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell75         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 991702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell79   3538   4788  991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell79         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell28   3475   4725  991765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell28         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell59   3475   4725  991765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell59         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991773p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell73   3467   4717  991773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell73         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991844p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell35   3396   4646  991844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell35         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 991844p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell45   3396   4646  991844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell45         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991844p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell71   3396   4646  991844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell71         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 991918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell37   3322   4572  991918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell37         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell49   3322   4572  991918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell49         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 991918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell58   3322   4572  991918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell58         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 991942p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell61   3298   4548  991942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell61         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991942p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell17   1250   1250  969241  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell78   3298   4548  991942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell78         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 992118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell37   3122   4372  992118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell37         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 992118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell49   3122   4372  992118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell49         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 992118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell58   3122   4372  992118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell58         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 992119p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell73   3121   4371  992119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell73         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 992120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell61   3120   4370  992120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell61         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 992120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell78   3120   4370  992120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell78         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 992123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell28   3117   4367  992123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell28         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 992123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell18   1250   1250  971258  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell59   3117   4367  992123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell59         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 992131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell36   3109   4359  992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell36         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 992131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell43   3109   4359  992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell43         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 992134p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell54   3106   4356  992134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell54         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 992134p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell67   3106   4356  992134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell67         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 992150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
Net_13/q                           macrocell84   1250   1250  992150  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/status_0  statuscell1   6100   7350  992150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 992215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  971679  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell16   2335   4275  992215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 992224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  971705  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell14   2326   4266  992224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 992228p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  971710  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell15   2322   4262  992228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 992243p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  972666  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell19   2307   4247  992243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 992274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell14   1250   1250  970335  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell62   2966   4216  992274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell62         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 992619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell16   1250   1250  971439  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell62   2621   3871  992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell62         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_13/main_1
Capture Clock  : Net_13/clock_0
Path slack     : 992947p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell86         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:nrq_reg\/q  macrocell86   1250   1250  992947  RISE       1
Net_13/main_1                macrocell84   2293   3543  992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell84         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 993270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  990012  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3420   4630  993270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232016p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q                      macrocell96     1250   1250  3232016  RISE       1
\BleUart:BUART:counter_load_not\/main_0           macrocell6      4901   6151  3232016  RISE       1
\BleUart:BUART:counter_load_not\/q                macrocell6      3350   9501  3232016  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2293  11794  3232016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BleUart:BUART:sRX:RxBitCounter\/clock
Path slack     : 3232799p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q            macrocell101   1250   1250  3232799  RISE       1
\BleUart:BUART:rx_counter_load\/main_1  macrocell9     4341   5591  3232799  RISE       1
\BleUart:BUART:rx_counter_load\/q       macrocell9     3350   8941  3232799  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/load   count7cell     2900  11841  3232799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \BleUart:BUART:sRX:RxSts\/status_4
Capture Clock  : \BleUart:BUART:sRX:RxSts\/clock
Path slack     : 3234322p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15178
-------------------------------------   ----- 
End-of-path arrival time (ps)           15178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3234322  RISE       1
\BleUart:BUART:rx_status_4\/main_1                 macrocell11     5992   9572  3234322  RISE       1
\BleUart:BUART:rx_status_4\/q                      macrocell11     3350  12922  3234322  RISE       1
\BleUart:BUART:sRX:RxSts\/status_4                 statusicell3    2257  15178  3234322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \BleUart:BUART:sTX:TxSts\/status_0
Capture Clock  : \BleUart:BUART:sTX:TxSts\/clock
Path slack     : 3235410p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14090
-------------------------------------   ----- 
End-of-path arrival time (ps)           14090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3235410  RISE       1
\BleUart:BUART:tx_status_0\/main_3                 macrocell7      4836   8416  3235410  RISE       1
\BleUart:BUART:tx_status_0\/q                      macrocell7      3350  11766  3235410  RISE       1
\BleUart:BUART:sTX:TxSts\/status_0                 statusicell2    2324  14090  3235410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \BleUart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3236360p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7630
-------------------------------------   ---- 
End-of-path arrival time (ps)           7630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q                macrocell96     1250   1250  3232016  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   6380   7630  3236360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \BleUart:BUART:tx_state_0\/main_3
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3236676p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3235410  RISE       1
\BleUart:BUART:tx_state_0\/main_3                  macrocell97     6234   9814  3236676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \BleUart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237677p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233204  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   6123   6313  3237677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \BleUart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6192
-------------------------------------   ---- 
End-of-path arrival time (ps)           6192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q                macrocell97     1250   1250  3233992  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4942   6192  3237798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_4
Path End       : \BleUart:BUART:rx_state_0\/main_7
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3238110p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  3238110  RISE       1
\BleUart:BUART:rx_state_0\/main_7         macrocell101   6440   8380  3238110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_4
Path End       : \BleUart:BUART:rx_load_fifo\/main_7
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3238110p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  3238110  RISE       1
\BleUart:BUART:rx_load_fifo\/main_7       macrocell102   6440   8380  3238110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238466p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q         macrocell100    1250   1250  3233590  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4274   5524  3238466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:txn\/main_1
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3238863p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q  macrocell96   1250   1250  3232016  RISE       1
\BleUart:BUART:txn\/main_1    macrocell95   6377   7627  3238863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell95         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:tx_bitclk\/main_0
Capture Clock  : \BleUart:BUART:tx_bitclk\/clock_0
Path slack     : 3238863p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q      macrocell96   1250   1250  3232016  RISE       1
\BleUart:BUART:tx_bitclk\/main_0  macrocell99   6377   7627  3238863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_4
Path End       : \BleUart:BUART:rx_state_3\/main_7
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3238993p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  3238110  RISE       1
\BleUart:BUART:rx_state_3\/main_7         macrocell103   5557   7497  3238993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_4
Path End       : \BleUart:BUART:rx_state_2\/main_7
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3238993p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  3238110  RISE       1
\BleUart:BUART:rx_state_2\/main_7         macrocell104   5557   7497  3238993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell105        0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q          macrocell105    1250   1250  3238997  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3743   4993  3238997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:txn\/main_2
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3239741p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q  macrocell97   1250   1250  3233992  RISE       1
\BleUart:BUART:txn\/main_2    macrocell95   5499   6749  3239741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell95         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:tx_bitclk\/main_1
Capture Clock  : \BleUart:BUART:tx_bitclk\/clock_0
Path slack     : 3239741p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q      macrocell97   1250   1250  3233992  RISE       1
\BleUart:BUART:tx_bitclk\/main_1  macrocell99   5499   6749  3239741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:tx_state_1\/main_0
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3239777p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q       macrocell96   1250   1250  3232016  RISE       1
\BleUart:BUART:tx_state_1\/main_0  macrocell96   5463   6713  3239777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:tx_state_0\/main_0
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3239777p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q       macrocell96   1250   1250  3232016  RISE       1
\BleUart:BUART:tx_state_0\/main_0  macrocell97   5463   6713  3239777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \BleUart:BUART:txn\/main_3
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3239809p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6681
-------------------------------------   ---- 
End-of-path arrival time (ps)           6681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  3239809  RISE       1
\BleUart:BUART:txn\/main_3                macrocell95     2311   6681  3239809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell95         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_state_3\/main_2
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3240081p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q  macrocell105   1250   1250  3238997  RISE       1
\BleUart:BUART:rx_state_3\/main_2   macrocell103   5159   6409  3240081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_state_2\/main_2
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3240081p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q  macrocell105   1250   1250  3238997  RISE       1
\BleUart:BUART:rx_state_2\/main_2   macrocell104   5159   6409  3240081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_load_fifo\/q
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240157p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_load_fifo\/q            macrocell102    1250   1250  3235308  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   5463   6713  3240157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240206p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q                macrocell101    1250   1250  3232799  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   2534   3784  3240206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:tx_state_2\/main_0
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3240339p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q       macrocell96   1250   1250  3232016  RISE       1
\BleUart:BUART:tx_state_2\/main_0  macrocell98   4901   6151  3240339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_0\/q
Path End       : \BleUart:BUART:rx_state_0\/main_10
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3240436p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_0\/q       macrocell108   1250   1250  3235410  RISE       1
\BleUart:BUART:rx_state_0\/main_10  macrocell101   4804   6054  3240436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_0\/q
Path End       : \BleUart:BUART:rx_status_3\/main_7
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3240436p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_0\/q       macrocell108   1250   1250  3235410  RISE       1
\BleUart:BUART:rx_status_3\/main_7  macrocell109   4804   6054  3240436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_state_0\/main_0
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3240445p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell100   1250   1250  3233590  RISE       1
\BleUart:BUART:rx_state_0\/main_0    macrocell101   4795   6045  3240445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_0
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3240445p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell100   1250   1250  3233590  RISE       1
\BleUart:BUART:rx_load_fifo\/main_0  macrocell102   4795   6045  3240445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_status_3\/main_0
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3240445p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell100   1250   1250  3233590  RISE       1
\BleUart:BUART:rx_status_3\/main_0   macrocell109   4795   6045  3240445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_1\/q
Path End       : \BleUart:BUART:rx_state_0\/main_8
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3240445p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_1\/q      macrocell107   1250   1250  3235416  RISE       1
\BleUart:BUART:rx_state_0\/main_8  macrocell101   4795   6045  3240445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_1\/q
Path End       : \BleUart:BUART:rx_status_3\/main_5
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3240445p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_1\/q       macrocell107   1250   1250  3235416  RISE       1
\BleUart:BUART:rx_status_3\/main_5  macrocell109   4795   6045  3240445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_state_0\/main_2
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3240973p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q  macrocell105   1250   1250  3238997  RISE       1
\BleUart:BUART:rx_state_0\/main_2   macrocell101   4267   5517  3240973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_2
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3240973p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q   macrocell105   1250   1250  3238997  RISE       1
\BleUart:BUART:rx_load_fifo\/main_2  macrocell102   4267   5517  3240973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_status_3\/main_2
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3240973p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q  macrocell105   1250   1250  3238997  RISE       1
\BleUart:BUART:rx_status_3\/main_2  macrocell109   4267   5517  3240973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:txn\/main_4
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3241054p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q  macrocell98   1250   1250  3233656  RISE       1
\BleUart:BUART:txn\/main_4    macrocell95   4186   5436  3241054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell95         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:tx_bitclk\/main_3
Capture Clock  : \BleUart:BUART:tx_bitclk\/clock_0
Path slack     : 3241054p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q      macrocell98   1250   1250  3233656  RISE       1
\BleUart:BUART:tx_bitclk\/main_3  macrocell99   4186   5436  3241054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_5
Path End       : \BleUart:BUART:rx_state_0\/main_6
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3241171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  3241171  RISE       1
\BleUart:BUART:rx_state_0\/main_6         macrocell101   3379   5319  3241171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_5
Path End       : \BleUart:BUART:rx_load_fifo\/main_6
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3241171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  3241171  RISE       1
\BleUart:BUART:rx_load_fifo\/main_6       macrocell102   3379   5319  3241171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_6
Path End       : \BleUart:BUART:rx_state_0\/main_5
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3241180p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  3241180  RISE       1
\BleUart:BUART:rx_state_0\/main_5         macrocell101   3370   5310  3241180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_6
Path End       : \BleUart:BUART:rx_load_fifo\/main_5
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3241180p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  3241180  RISE       1
\BleUart:BUART:rx_load_fifo\/main_5       macrocell102   3370   5310  3241180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:tx_bitclk\/main_2
Capture Clock  : \BleUart:BUART:tx_bitclk\/clock_0
Path slack     : 3241335p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233204  RISE       1
\BleUart:BUART:tx_bitclk\/main_2                macrocell99     4965   5155  3241335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:tx_state_2\/main_2
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3241527p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233204  RISE       1
\BleUart:BUART:tx_state_2\/main_2               macrocell98     4773   4963  3241527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_bitclk\/q
Path End       : \BleUart:BUART:tx_state_1\/main_5
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3241658p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_bitclk\/q        macrocell99   1250   1250  3241658  RISE       1
\BleUart:BUART:tx_state_1\/main_5  macrocell96   3582   4832  3241658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_bitclk\/q
Path End       : \BleUart:BUART:tx_state_0\/main_5
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3241658p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_bitclk\/q        macrocell99   1250   1250  3241658  RISE       1
\BleUart:BUART:tx_state_0\/main_5  macrocell97   3582   4832  3241658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_bitclk\/q
Path End       : \BleUart:BUART:tx_state_2\/main_5
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3241671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_bitclk\/q        macrocell99   1250   1250  3241658  RISE       1
\BleUart:BUART:tx_state_2\/main_5  macrocell98   3569   4819  3241671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_state_0\/main_3
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3241733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q       macrocell103   1250   1250  3233745  RISE       1
\BleUart:BUART:rx_state_0\/main_3  macrocell101   3507   4757  3241733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_3
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3241733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q         macrocell103   1250   1250  3233745  RISE       1
\BleUart:BUART:rx_load_fifo\/main_3  macrocell102   3507   4757  3241733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_status_3\/main_3
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3241733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q        macrocell103   1250   1250  3233745  RISE       1
\BleUart:BUART:rx_status_3\/main_3  macrocell109   3507   4757  3241733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:txn\/q
Path End       : \BleUart:BUART:txn\/main_0
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3241750p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell95         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:txn\/q       macrocell95   1250   1250  3241750  RISE       1
\BleUart:BUART:txn\/main_0  macrocell95   3490   4740  3241750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell95         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_state_3\/main_1
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3241813p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q       macrocell101   1250   1250  3232799  RISE       1
\BleUart:BUART:rx_state_3\/main_1  macrocell103   3427   4677  3241813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_state_2\/main_1
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3241813p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q       macrocell101   1250   1250  3232799  RISE       1
\BleUart:BUART:rx_state_2\/main_1  macrocell104   3427   4677  3241813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \BleUart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241813p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q               macrocell101   1250   1250  3232799  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/main_1  macrocell106   3427   4677  3241813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_5
Path End       : \BleUart:BUART:rx_state_3\/main_6
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3241881p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  3241171  RISE       1
\BleUart:BUART:rx_state_3\/main_6         macrocell103   2669   4609  3241881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_5
Path End       : \BleUart:BUART:rx_state_2\/main_6
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3241881p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  3241171  RISE       1
\BleUart:BUART:rx_state_2\/main_6         macrocell104   2669   4609  3241881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_6
Path End       : \BleUart:BUART:rx_state_3\/main_5
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3241915p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  3241180  RISE       1
\BleUart:BUART:rx_state_3\/main_5         macrocell103   2635   4575  3241915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_6
Path End       : \BleUart:BUART:rx_state_2\/main_5
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3241915p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  3241180  RISE       1
\BleUart:BUART:rx_state_2\/main_5         macrocell104   2635   4575  3241915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:tx_state_1\/main_3
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3241944p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q       macrocell98   1250   1250  3233656  RISE       1
\BleUart:BUART:tx_state_1\/main_3  macrocell96   3296   4546  3241944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:tx_state_0\/main_4
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3241944p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q       macrocell98   1250   1250  3233656  RISE       1
\BleUart:BUART:tx_state_0\/main_4  macrocell97   3296   4546  3241944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:tx_state_2\/main_3
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3241979p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q       macrocell98   1250   1250  3233656  RISE       1
\BleUart:BUART:tx_state_2\/main_3  macrocell98   3261   4511  3241979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_state_0\/main_4
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3242064p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q       macrocell104   1250   1250  3233946  RISE       1
\BleUart:BUART:rx_state_0\/main_4  macrocell101   3176   4426  3242064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_4
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3242064p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q         macrocell104   1250   1250  3233946  RISE       1
\BleUart:BUART:rx_load_fifo\/main_4  macrocell102   3176   4426  3242064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_status_3\/main_4
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3242064p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q        macrocell104   1250   1250  3233946  RISE       1
\BleUart:BUART:rx_status_3\/main_4  macrocell109   3176   4426  3242064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:tx_state_1\/main_1
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3242158p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q       macrocell97   1250   1250  3233992  RISE       1
\BleUart:BUART:tx_state_1\/main_1  macrocell96   3082   4332  3242158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:tx_state_0\/main_1
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3242158p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q       macrocell97   1250   1250  3233992  RISE       1
\BleUart:BUART:tx_state_0\/main_1  macrocell97   3082   4332  3242158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:tx_state_1\/main_2
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3242195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233204  RISE       1
\BleUart:BUART:tx_state_1\/main_2               macrocell96     4105   4295  3242195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:tx_state_0\/main_2
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3242195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233204  RISE       1
\BleUart:BUART:tx_state_0\/main_2               macrocell97     4105   4295  3242195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_1
Path End       : \BleUart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \BleUart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242232p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  3242232  RISE       1
\BleUart:BUART:rx_bitclk_enable\/main_1   macrocell105   2318   4258  3242232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell105        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_1
Path End       : \BleUart:BUART:pollcount_1\/main_1
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 3242232p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  3242232  RISE       1
\BleUart:BUART:pollcount_1\/main_1        macrocell107   2318   4258  3242232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_1
Path End       : \BleUart:BUART:pollcount_0\/main_1
Capture Clock  : \BleUart:BUART:pollcount_0\/clock_0
Path slack     : 3242232p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  3242232  RISE       1
\BleUart:BUART:pollcount_0\/main_1        macrocell108   2318   4258  3242232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_0
Path End       : \BleUart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \BleUart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242235p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  3242235  RISE       1
\BleUart:BUART:rx_bitclk_enable\/main_2   macrocell105   2315   4255  3242235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell105        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_2
Path End       : \BleUart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \BleUart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242238p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  3242238  RISE       1
\BleUart:BUART:rx_bitclk_enable\/main_0   macrocell105   2312   4252  3242238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell105        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_2
Path End       : \BleUart:BUART:pollcount_1\/main_0
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 3242238p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  3242238  RISE       1
\BleUart:BUART:pollcount_1\/main_0        macrocell107   2312   4252  3242238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_2
Path End       : \BleUart:BUART:pollcount_0\/main_0
Capture Clock  : \BleUart:BUART:pollcount_0\/clock_0
Path slack     : 3242238p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  3242238  RISE       1
\BleUart:BUART:pollcount_0\/main_0        macrocell108   2312   4252  3242238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_status_3\/q
Path End       : \BleUart:BUART:sRX:RxSts\/status_3
Capture Clock  : \BleUart:BUART:sRX:RxSts\/clock
Path slack     : 3242282p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_status_3\/q       macrocell109   1250   1250  3242282  RISE       1
\BleUart:BUART:sRX:RxSts\/status_3  statusicell3   5968   7218  3242282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:tx_state_2\/main_1
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3242315p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q       macrocell97   1250   1250  3233992  RISE       1
\BleUart:BUART:tx_state_2\/main_1  macrocell98   2925   4175  3242315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_last\/q
Path End       : \BleUart:BUART:rx_state_2\/main_9
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3242407p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_last\/clock_0                            macrocell110        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_last\/q          macrocell110   1250   1250  3242407  RISE       1
\BleUart:BUART:rx_state_2\/main_9  macrocell104   2833   4083  3242407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_state_3\/main_0
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3242581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell100   1250   1250  3233590  RISE       1
\BleUart:BUART:rx_state_3\/main_0    macrocell103   2659   3909  3242581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_state_2\/main_0
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3242581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell100   1250   1250  3233590  RISE       1
\BleUart:BUART:rx_state_2\/main_0    macrocell104   2659   3909  3242581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \BleUart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q        macrocell100   1250   1250  3233590  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/main_0  macrocell106   2659   3909  3242581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_bitclk\/q
Path End       : \BleUart:BUART:txn\/main_6
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3242606p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_bitclk\/q  macrocell99   1250   1250  3241658  RISE       1
\BleUart:BUART:txn\/main_6   macrocell95   2634   3884  3242606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell95         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_state_3\/main_3
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3242613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q       macrocell103   1250   1250  3233745  RISE       1
\BleUart:BUART:rx_state_3\/main_3  macrocell103   2627   3877  3242613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_state_2\/main_3
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3242613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q       macrocell103   1250   1250  3233745  RISE       1
\BleUart:BUART:rx_state_2\/main_3  macrocell104   2627   3877  3242613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \BleUart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q               macrocell103   1250   1250  3233745  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/main_2  macrocell106   2627   3877  3242613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_1\/q
Path End       : \BleUart:BUART:pollcount_1\/main_2
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 3242628p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_1\/q       macrocell107   1250   1250  3235416  RISE       1
\BleUart:BUART:pollcount_1\/main_2  macrocell107   2612   3862  3242628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BleUart:BUART:txn\/main_5
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3242629p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3242629  RISE       1
\BleUart:BUART:txn\/main_5                      macrocell95     3671   3861  3242629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell95         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_0\/q
Path End       : \BleUart:BUART:pollcount_1\/main_4
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 3242631p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_0\/q       macrocell108   1250   1250  3235410  RISE       1
\BleUart:BUART:pollcount_1\/main_4  macrocell107   2609   3859  3242631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_0\/q
Path End       : \BleUart:BUART:pollcount_0\/main_3
Capture Clock  : \BleUart:BUART:pollcount_0\/clock_0
Path slack     : 3242631p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_0\/q       macrocell108   1250   1250  3235410  RISE       1
\BleUart:BUART:pollcount_0\/main_3  macrocell108   2609   3859  3242631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_state_0\/main_1
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3242711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q       macrocell101   1250   1250  3232799  RISE       1
\BleUart:BUART:rx_state_0\/main_1  macrocell101   2529   3779  3242711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_1
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3242711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q         macrocell101   1250   1250  3232799  RISE       1
\BleUart:BUART:rx_load_fifo\/main_1  macrocell102   2529   3779  3242711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_status_3\/main_1
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3242711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q        macrocell101   1250   1250  3232799  RISE       1
\BleUart:BUART:rx_status_3\/main_1  macrocell109   2529   3779  3242711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_state_3\/main_4
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3242947p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q       macrocell104   1250   1250  3233946  RISE       1
\BleUart:BUART:rx_state_3\/main_4  macrocell103   2293   3543  3242947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_state_2\/main_4
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3242947p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q       macrocell104   1250   1250  3233946  RISE       1
\BleUart:BUART:rx_state_2\/main_4  macrocell104   2293   3543  3242947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \BleUart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242947p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q               macrocell104   1250   1250  3233946  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/main_3  macrocell106   2293   3543  3242947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BleUart:BUART:tx_state_1\/main_4
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3243499p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2991
-------------------------------------   ---- 
End-of-path arrival time (ps)           2991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3242629  RISE       1
\BleUart:BUART:tx_state_1\/main_4               macrocell96     2801   2991  3243499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BleUart:BUART:tx_state_2\/main_4
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3243512p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2978
-------------------------------------   ---- 
End-of-path arrival time (ps)           2978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3242629  RISE       1
\BleUart:BUART:tx_state_2\/main_4               macrocell98     2788   2978  3243512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49987451p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  49987451  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   4199   6489  49987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49987889p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11611
-------------------------------------   ----- 
End-of-path arrival time (ps)           11611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  49987451  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell4      3653   5943  49987889  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell4      3350   9293  49987889  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  11611  49987889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49990062p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q        macrocell87     1250   1250  49989959  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2628   3878  49990062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_691/main_1
Capture Clock  : Net_691/clock_0
Path slack     : 49990430p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49990430  RISE       1
Net_691/main_1                               macrocell92     3550   6060  49990430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell92         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:prevCompare1\/main_0
Capture Clock  : \MotorControl:PWMUDB:prevCompare1\/clock_0
Path slack     : 49991348p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49990430  RISE       1
\MotorControl:PWMUDB:prevCompare1\/main_0    macrocell88     2632   5142  49991348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:status_0\/main_1
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49991358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49990430  RISE       1
\MotorControl:PWMUDB:status_0\/main_1        macrocell90     2622   5132  49991358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_691/main_0
Capture Clock  : Net_691/clock_0
Path slack     : 49991711p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell87   1250   1250  49989959  RISE       1
Net_691/main_0                          macrocell92   3529   4779  49991711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell92         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 49991711p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell87   1250   1250  49989959  RISE       1
Net_690/main_0                          macrocell93   3529   4779  49991711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                            macrocell93         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare2\/q
Path End       : \MotorControl:PWMUDB:status_1\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_1\/clock_0
Path slack     : 49992919p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare2\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare2\/q   macrocell89   1250   1250  49992919  RISE       1
\MotorControl:PWMUDB:status_1\/main_0  macrocell91   2321   3571  49992919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare1\/q
Path End       : \MotorControl:PWMUDB:status_0\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49992943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare1\/q   macrocell88   1250   1250  49992943  RISE       1
\MotorControl:PWMUDB:status_0\/main_0  macrocell90   2297   3547  49992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MotorControl:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MotorControl:PWMUDB:runmode_enable\/clock_0
Path slack     : 49992966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk1:ctrlreg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  49992966  RISE       1
\MotorControl:PWMUDB:runmode_enable\/main_0      macrocell87    2314   3524  49992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell87         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_0\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_0\/q               macrocell90    1250   1250  49995927  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  49995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_1\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_1\/q               macrocell91    1250   1250  49995929  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  49995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

