Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ae2c174895354f02849ee2d4852d95bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pinpeline_tb_behav xil_defaultlib.pinpeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port stall [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port stall [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CPU.v:87]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port stall [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CPU.v:88]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
