

================================================================
== Vivado HLS Report for 'shuffle_48_p'
================================================================
* Date:           Sun Dec 16 18:15:07 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub1x1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30913|  30913|  30913|  30913|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  30912|  30912|       322|          -|          -|    96|    no    |
        | + Loop 1.1      |    320|    320|        32|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |     30|     30|         3|          -|          -|    10|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond & !tmp_522)
	6  / (!exitcond & tmp_522)
	3  / (exitcond)
5 --> 
	7  / true
6 --> 
	7  / true
7 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (11)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:653
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (13)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_27, %.loopexit.loopexit ]

ST_2: tmp_522 (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.loopexit:1  %tmp_522 = trunc i7 %co to i1

ST_2: exitcond5 (15)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:653
.loopexit:2  %exitcond5 = icmp eq i7 %co, -32

ST_2: empty (16)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_27 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:653
.loopexit:4  %co_27 = add i7 1, %co

ST_2: StgValue_14 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.loopexit:5  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: tmp_s (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:0  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl4_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:1  %p_shl4_cast = zext i10 %tmp_s to i11

ST_2: tmp_410 (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:2  %tmp_410 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl5_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader6.preheader:3  %p_shl5_cast = zext i8 %tmp_410 to i11

ST_2: tmp_411 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader6.preheader:4  %tmp_411 = add i11 %p_shl5_cast, %p_shl4_cast

ST_2: tmp_412 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:5  %tmp_412 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %co, i32 1, i32 6)

ST_2: tmp_413 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:6  %tmp_413 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_412, i3 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:7  %p_shl2_cast = zext i9 %tmp_413 to i10

ST_2: tmp_414 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:8  %tmp_414 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_412, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader6.preheader:9  %p_shl3_cast = zext i7 %tmp_414 to i10

ST_2: tmp_415 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader6.preheader:10  %tmp_415 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: arrayNo (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:11  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %co, i32 1, i32 3)

ST_2: tmp_416 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:12  %tmp_416 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %co, i32 4, i32 6)

ST_2: tmp_417 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:13  %tmp_417 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_416, i3 0)

ST_2: p_shl_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:14  %p_shl_cast = zext i6 %tmp_417 to i7

ST_2: tmp_418 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:15  %tmp_418 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_416, i1 false)

ST_2: p_shl1_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:16  %p_shl1_cast = zext i4 %tmp_418 to i7

ST_2: tmp_419 (37)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:653
.preheader6.preheader:17  %tmp_419 = add i7 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_33 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:654
.preheader6.preheader:18  br label %.preheader6

ST_2: StgValue_34 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:661
:0  ret void


 <State 3>: 4.67ns
ST_3: h (40)  [1/1] 0.00ns
.preheader6:0  %h = phi i4 [ 0, %.preheader6.preheader ], [ %h_24, %.preheader6.loopexit ]

ST_3: exitcond4 (41)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:654
.preheader6:1  %exitcond4 = icmp eq i4 %h, -6

ST_3: empty_160 (42)  [1/1] 0.00ns
.preheader6:2  %empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_3: h_24 (43)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:654
.preheader6:3  %h_24 = add i4 %h, 1

ST_3: StgValue_39 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:654
.preheader6:4  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast6 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:0  %tmp_cast6 = zext i4 %h to i7

ST_3: tmp_cast7 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:1  %tmp_cast7 = zext i4 %h to i11

ST_3: tmp_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:2  %tmp_cast = zext i4 %h to i10

ST_3: tmp_420 (49)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:3  %tmp_420 = add i10 %tmp_cast, %tmp_415

ST_3: tmp_527 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:4  %tmp_527 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_420, i3 0)

ST_3: p_shl10_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:5  %p_shl10_cast = zext i13 %tmp_527 to i14

ST_3: tmp_528 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:6  %tmp_528 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_420, i1 false)

ST_3: p_shl11_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:7  %p_shl11_cast = zext i11 %tmp_528 to i14

ST_3: tmp_421 (54)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:8  %tmp_421 = add i14 %p_shl10_cast, %p_shl11_cast

ST_3: tmp_422 (55)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:9  %tmp_422 = add i11 %tmp_cast7, %tmp_411

ST_3: tmp_529 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:10  %tmp_529 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_422, i3 0)

ST_3: p_shl8_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:11  %p_shl8_cast = zext i14 %tmp_529 to i15

ST_3: tmp_530 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:12  %tmp_530 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_422, i1 false)

ST_3: p_shl9_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:13  %p_shl9_cast = zext i12 %tmp_530 to i15

ST_3: tmp_423 (60)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:14  %tmp_423 = add i15 %p_shl8_cast, %p_shl9_cast

ST_3: tmp_424 (61)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:15  %tmp_424 = add i7 %tmp_cast6, %tmp_419

ST_3: tmp_531 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:16  %tmp_531 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_424, i3 0)

ST_3: p_shl6_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:17  %p_shl6_cast = zext i10 %tmp_531 to i11

ST_3: tmp_532 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:18  %tmp_532 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_424, i1 false)

ST_3: p_shl7_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:19  %p_shl7_cast = zext i8 %tmp_532 to i11

ST_3: tmp_425 (66)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:656
.preheader.preheader:20  %tmp_425 = add i11 %p_shl6_cast, %p_shl7_cast

ST_3: StgValue_61 (67)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader.preheader:21  br label %.preheader

ST_3: StgValue_62 (116)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (69)  [1/1] 0.00ns
.preheader:0  %w = phi i4 [ %w_29, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (70)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader:1  %exitcond = icmp eq i4 %w, -6

ST_4: empty_161 (71)  [1/1] 0.00ns
.preheader:2  %empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_4: w_29 (72)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader:3  %w_29 = add i4 %w, 1

ST_4: StgValue_67 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
.preheader:4  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_4: tmp_217_cast1 (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:0  %tmp_217_cast1 = zext i4 %w to i11

ST_4: tmp_217_cast2 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:1  %tmp_217_cast2 = zext i4 %w to i15

ST_4: tmp_217_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:2  %tmp_217_cast = zext i4 %w to i14

ST_4: tmp_426 (78)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:656
:3  %tmp_426 = add i14 %tmp_421, %tmp_217_cast

ST_4: tmp_524_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:4  %tmp_524_cast = zext i14 %tmp_426 to i64

ST_4: left_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:5  %left_V_addr = getelementptr [4800 x i8]* %left_V, i64 0, i64 %tmp_524_cast

ST_4: tmp_427 (81)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:656
:6  %tmp_427 = add i15 %tmp_423, %tmp_217_cast2

ST_4: tmp_525_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:7  %tmp_525_cast = zext i15 %tmp_427 to i64

ST_4: output_V_addr (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:8  %output_V_addr = getelementptr [9600 x i8]* %output_V, i64 0, i64 %tmp_525_cast

ST_4: tmp_428 (84)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:656
:9  %tmp_428 = add i11 %tmp_425, %tmp_217_cast1

ST_4: tmp_526_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:10  %tmp_526_cast = zext i11 %tmp_428 to i64

ST_4: buffer1_1_48_8x8_p_V (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:11  %buffer1_1_48_8x8_p_V = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_6, i64 0, i64 %tmp_526_cast

ST_4: buffer1_1_48_8x8_p_V_70 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:12  %buffer1_1_48_8x8_p_V_70 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_2, i64 0, i64 %tmp_526_cast

ST_4: buffer1_1_48_8x8_p_V_71 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:13  %buffer1_1_48_8x8_p_V_71 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_5, i64 0, i64 %tmp_526_cast

ST_4: buffer1_1_48_8x8_p_V_72 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:14  %buffer1_1_48_8x8_p_V_72 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_8, i64 0, i64 %tmp_526_cast

ST_4: buffer1_1_48_8x8_p_V_73 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:15  %buffer1_1_48_8x8_p_V_73 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_4, i64 0, i64 %tmp_526_cast

ST_4: buffer1_1_48_8x8_p_V_74 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:16  %buffer1_1_48_8x8_p_V_74 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_3, i64 0, i64 %tmp_526_cast

ST_4: buffer1_1_48_8x8_p_V_75 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:17  %buffer1_1_48_8x8_p_V_75 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_7, i64 0, i64 %tmp_526_cast

ST_4: buffer1_1_48_8x8_p_V_76 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:18  %buffer1_1_48_8x8_p_V_76 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_1, i64 0, i64 %tmp_526_cast

ST_4: StgValue_87 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:19  br i1 %tmp_522, label %3, label %2

ST_4: left_V_load (96)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_4: buffer1_1_48_8x8_p_V_77 (99)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:0  %buffer1_1_48_8x8_p_V_77 = load i8* %buffer1_1_48_8x8_p_V_72, align 1

ST_4: buffer1_1_48_8x8_p_V_78 (100)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:1  %buffer1_1_48_8x8_p_V_78 = load i8* %buffer1_1_48_8x8_p_V_76, align 1

ST_4: buffer1_1_48_8x8_p_V_79 (101)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:2  %buffer1_1_48_8x8_p_V_79 = load i8* %buffer1_1_48_8x8_p_V_70, align 1

ST_4: buffer1_1_48_8x8_p_V_80 (102)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:3  %buffer1_1_48_8x8_p_V_80 = load i8* %buffer1_1_48_8x8_p_V_74, align 1

ST_4: buffer1_1_48_8x8_p_V_81 (103)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:4  %buffer1_1_48_8x8_p_V_81 = load i8* %buffer1_1_48_8x8_p_V_73, align 1

ST_4: buffer1_1_48_8x8_p_V_82 (104)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:5  %buffer1_1_48_8x8_p_V_82 = load i8* %buffer1_1_48_8x8_p_V_71, align 1

ST_4: buffer1_1_48_8x8_p_V_83 (105)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:6  %buffer1_1_48_8x8_p_V_83 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_4: buffer1_1_48_8x8_p_V_84 (106)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:7  %buffer1_1_48_8x8_p_V_84 = load i8* %buffer1_1_48_8x8_p_V_75, align 1

ST_4: StgValue_97 (114)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 5>: 4.84ns
ST_5: left_V_load (96)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_5: StgValue_99 (97)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:656
:1  br label %4


 <State 6>: 7.32ns
ST_6: buffer1_1_48_8x8_p_V_77 (99)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:0  %buffer1_1_48_8x8_p_V_77 = load i8* %buffer1_1_48_8x8_p_V_72, align 1

ST_6: buffer1_1_48_8x8_p_V_78 (100)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:1  %buffer1_1_48_8x8_p_V_78 = load i8* %buffer1_1_48_8x8_p_V_76, align 1

ST_6: buffer1_1_48_8x8_p_V_79 (101)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:2  %buffer1_1_48_8x8_p_V_79 = load i8* %buffer1_1_48_8x8_p_V_70, align 1

ST_6: buffer1_1_48_8x8_p_V_80 (102)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:3  %buffer1_1_48_8x8_p_V_80 = load i8* %buffer1_1_48_8x8_p_V_74, align 1

ST_6: buffer1_1_48_8x8_p_V_81 (103)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:4  %buffer1_1_48_8x8_p_V_81 = load i8* %buffer1_1_48_8x8_p_V_73, align 1

ST_6: buffer1_1_48_8x8_p_V_82 (104)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:5  %buffer1_1_48_8x8_p_V_82 = load i8* %buffer1_1_48_8x8_p_V_71, align 1

ST_6: buffer1_1_48_8x8_p_V_83 (105)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:6  %buffer1_1_48_8x8_p_V_83 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_6: buffer1_1_48_8x8_p_V_84 (106)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:656
:7  %buffer1_1_48_8x8_p_V_84 = load i8* %buffer1_1_48_8x8_p_V_75, align 1

ST_6: tmp (107)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:656
:8  %tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_48_8x8_p_V_77, i8 %buffer1_1_48_8x8_p_V_78, i8 %buffer1_1_48_8x8_p_V_79, i8 %buffer1_1_48_8x8_p_V_80, i8 %buffer1_1_48_8x8_p_V_81, i8 %buffer1_1_48_8x8_p_V_82, i8 %buffer1_1_48_8x8_p_V_83, i8 %buffer1_1_48_8x8_p_V_84, i3 %arrayNo)

ST_6: StgValue_109 (108)  [1/1] 1.59ns
:9  br label %4


 <State 7>: 3.25ns
ST_7: storemerge (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:656
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %tmp, %3 ]

ST_7: StgValue_111 (111)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:657
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_7: StgValue_112 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:655
:2  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:653) [13]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:653) [13]  (0 ns)
	'icmp' operation ('exitcond5', acceleartor_hls_padding/components.cpp:653) [15]  (2.91 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:654) [40]  (0 ns)
	'add' operation ('tmp_422', acceleartor_hls_padding/components.cpp:656) [55]  (2.33 ns)
	'add' operation ('tmp_423', acceleartor_hls_padding/components.cpp:656) [60]  (2.34 ns)

 <State 4>: 5.6ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:655) [69]  (0 ns)
	'add' operation ('tmp_426', acceleartor_hls_padding/components.cpp:656) [78]  (2.34 ns)
	'getelementptr' operation ('left_V_addr', acceleartor_hls_padding/components.cpp:656) [80]  (0 ns)
	'load' operation ('left_V_load', acceleartor_hls_padding/components.cpp:656) on array 'left_V' [96]  (3.25 ns)

 <State 5>: 4.84ns
The critical path consists of the following:
	'load' operation ('left_V_load', acceleartor_hls_padding/components.cpp:656) on array 'left_V' [96]  (3.25 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:656) with incoming values : ('left_V_load', acceleartor_hls_padding/components.cpp:656) ('tmp', acceleartor_hls_padding/components.cpp:656) [110]  (1.59 ns)

 <State 6>: 7.32ns
The critical path consists of the following:
	'load' operation ('buffer1_1_48_8x8_p_V_77', acceleartor_hls_padding/components.cpp:656) on array 'buffer1_1_48_8x8_p_V_8' [99]  (3.25 ns)
	'mux' operation ('tmp', acceleartor_hls_padding/components.cpp:656) [107]  (2.48 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:656) with incoming values : ('left_V_load', acceleartor_hls_padding/components.cpp:656) ('tmp', acceleartor_hls_padding/components.cpp:656) [110]  (1.59 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:656) with incoming values : ('left_V_load', acceleartor_hls_padding/components.cpp:656) ('tmp', acceleartor_hls_padding/components.cpp:656) [110]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:657) of variable 'storemerge', acceleartor_hls_padding/components.cpp:656 on array 'output_V' [111]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
