$date
2024-02-26T11:37+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module InputBuffer $end
 $var wire 1 - state $end
 $var wire 1 2 data_queue_1 $end
 $var wire 1 3 data_queue_0 $end
 $var wire 1 < allFull $end
 $var wire 1 A io_data_in_valid $end
 $var wire 8 K io_data_in_bits_1_0 $end
 $var wire 8 L io_data_in_bits_1_1 $end
 $var wire 8 M io_data_in_bits_1_2 $end
 $var wire 8 N io_data_in_bits_1_3 $end
 $var wire 8 O io_data_in_bits_1_4 $end
 $var wire 8 P io_data_in_bits_1_5 $end
 $var wire 8 Q io_data_in_bits_1_6 $end
 $var wire 8 R io_data_in_bits_1_7 $end
 $var wire 8 T io_data_in_bits_0_0 $end
 $var wire 1 V delay_count_1 $end
 $var wire 8 W io_data_in_bits_0_1 $end
 $var wire 1 X delay_count_0 $end
 $var wire 8 Y io_data_in_bits_0_2 $end
 $var wire 8 Z io_data_in_bits_0_3 $end
 $var wire 8 [ io_data_in_bits_0_4 $end
 $var wire 8 \ io_data_in_bits_0_5 $end
 $var wire 8 ] io_data_in_bits_0_6 $end
 $var wire 8 ^ io_data_in_bits_0_7 $end
 $var wire 1 _ io_data_in_ready $end
 $var wire 1 d io_ctrl_ib_data_out $end
 $var wire 1 f reset $end
 $var wire 8 o io_data_out_1 $end
 $var wire 1 q allEmpty $end
 $var wire 8 r io_data_out_0 $end
 $var wire 1 s io_ib_data_in_done $end
 $var wire 1 u clock $end
 $var wire 1 v ib_data_in_done $end
  $scope module data_queue_1 $end
   $var wire 8 ! io_enqData_7 $end
   $var wire 8 " io_enqData_6 $end
   $var wire 8 ( io_enqData_1 $end
   $var wire 8 * io_enqData_0 $end
   $var wire 8 . io_enqData_5 $end
   $var wire 8 / io_enqData_4 $end
   $var wire 8 0 io_enqData_3 $end
   $var wire 8 1 io_enqData_2 $end
   $var wire 8 5 mem_0 $end
   $var wire 8 6 mem_1 $end
   $var wire 8 : mem_6 $end
   $var wire 8 ; mem_7 $end
   $var wire 8 = mem_2 $end
   $var wire 8 > mem_3 $end
   $var wire 8 ? mem_4 $end
   $var wire 8 @ mem_5 $end
   $var wire 1 H io_enq $end
   $var wire 1 J isFull $end
   $var wire 8 a deqData $end
   $var wire 1 b reset $end
   $var wire 8 e io_deqData $end
   $var wire 1 h io_deq $end
   $var wire 4 k writePtr $end
   $var wire 1 l isEmpty $end
   $var wire 1 m clock $end
   $var wire 4 p readPtr $end
   $var wire 1 w io_full $end
   $var wire 1 x io_empty $end
  $upscope $end
  $scope module data_queue_0 $end
   $var wire 8 # mem_7 $end
   $var wire 8 $ mem_4 $end
   $var wire 8 % mem_3 $end
   $var wire 8 & mem_6 $end
   $var wire 8 ' mem_5 $end
   $var wire 8 ) mem_0 $end
   $var wire 8 + mem_2 $end
   $var wire 8 , mem_1 $end
   $var wire 8 4 deqData $end
   $var wire 8 7 io_enqData_6 $end
   $var wire 8 8 io_enqData_5 $end
   $var wire 8 9 io_enqData_7 $end
   $var wire 8 B io_enqData_2 $end
   $var wire 1 C clock $end
   $var wire 8 D io_enqData_1 $end
   $var wire 8 E io_enqData_4 $end
   $var wire 8 F io_enqData_3 $end
   $var wire 8 G io_enqData_0 $end
   $var wire 1 I io_full $end
   $var wire 4 S readPtr $end
   $var wire 1 U io_deq $end
   $var wire 4 ` writePtr $end
   $var wire 8 c io_deqData $end
   $var wire 1 g io_enq $end
   $var wire 1 i io_empty $end
   $var wire 1 j reset $end
   $var wire 1 n isFull $end
   $var wire 1 t isEmpty $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
02
03
b00000000 c
b00000000 e
0<
b00000000 ^
b00000000 a
0A
0C
0H
0I
b00000000 r
0J
b00000000 o
b00000000 K
b00000000 M
b00000000 L
b00000000 G
0U
b00000000 F
0V
0X
b00000000 B
b00000000 E
b00000000 D
b00000000 ?
b00000000 >
0_
b00000000 @
b00000000 [
b00000000 Z
0b
b00000000 ]
b00000000 \
0d
b00000000 W
0f
b00000000 Y
0g
0h
0i
b00000000 R
0j
b00000000 T
0l
b00000000 O
0m
b00000000 N
0n
b00000000 Q
b00000000 P
b00000000 +
0q
b00000000 *
0s
b00000000 ,
0t
b00000000 '
0u
b00000000 &
0v
b00000000 )
0w
b00000000 (
0x
b00000000 #
b00000000 "
b00000000 %
b00000000 $
b00000000 !
b00000000 ;
b00000000 :
b00000000 =
b0000 S
b00000000 7
b00000000 6
b00000000 9
b00000000 8
b00000000 5
b00000000 4
b00000000 /
b00000000 .
b00000000 1
b00000000 0
b0000 `
b0000 k
b0000 p
0-
$end
#0
1q
1b
1t
1f
1x
1i
1j
1l
1_
#1
1C
1u
1V
1m
#6
b00000011 B
0C
b00000010 D
b00000101 E
b00000100 F
b00000001 G
b00000010 K
b00000011 L
b00000100 M
b00000101 N
b00000110 O
b00000111 P
b00001000 Q
b00001001 R
b00000001 T
b00000010 W
b00000011 Y
b00000100 Z
b00000101 [
b00000110 \
b00000111 ]
b00001000 ^
b00001001 !
b00001000 "
0b
0f
b00000011 (
b00000010 *
0j
0m
b00000111 .
b00000110 /
b00000101 0
b00000100 1
0u
b00000111 7
b00000110 8
b00001000 9
#11
1C
1u
1m
#16
1A
0C
0u
1g
1H
0m
#21
b00000111 @
1C
1I
1J
b1000 `
b00001000 #
b00000101 $
b00000100 %
b00000111 &
b00000110 '
b00000001 )
0i
b00000011 +
b1000 k
b00000010 ,
0l
1m
1n
0q
1s
0t
b00000010 5
1u
b00000011 6
1v
1w
0x
b00001000 :
b00001001 ;
1<
b00000100 =
b00000101 >
b00000110 ?
#26
0A
0C
1d
0u
0g
0H
0m
#31
b00000001 r
1C
b00000001 c
0s
b00000001 4
1U
1u
0v
1-
1m
0_
#36
b00000000 B
0C
b00000000 D
b00000000 E
b00000000 F
b00000000 G
b00000000 K
b00000000 L
b00000000 M
b00000000 N
b00000000 O
b00000000 P
b00000000 Q
b00000000 R
b00000000 T
b00000000 W
b00000000 Y
b00000000 Z
b00000000 [
b00000000 \
b00000000 ]
b00000000 ^
b00000000 !
b00000000 "
0d
b00000000 (
b00000000 *
0m
b00000000 .
b00000000 /
b00000000 0
b00000000 1
0u
b00000000 7
b00000000 8
b00000000 9
#41
b00000010 a
1C
b00000010 c
b00000010 e
1h
0I
1m
0n
b00000010 o
b00000010 r
b0001 S
b00000010 4
1u
0V
0<
#46
0C
0u
0m
#51
b00000011 a
1C
b00000011 c
b00000011 e
0J
1m
b00000011 o
b0001 p
b00000011 r
b0010 S
b00000011 4
1u
0w
#56
0C
0u
0m
#61
b0010 p
b00000100 a
b00000100 r
1C
b0011 S
b00000100 c
b00000100 4
b00000100 e
1u
1m
b00000100 o
#66
0C
0u
0m
#71
b0011 p
b00000101 a
b00000101 r
1C
b0100 S
b00000101 c
b00000101 4
b00000101 e
1u
1m
b00000101 o
#76
0C
0u
0m
#81
b0100 p
b00000110 a
b00000110 r
1C
b0101 S
b00000110 c
b00000110 4
b00000110 e
1u
1m
b00000110 o
#86
0C
0u
0m
#91
b0101 p
b00000111 a
b00000111 r
1C
b0110 S
b00000111 c
b00000111 4
b00000111 e
1u
1m
b00000111 o
#96
0C
0u
0m
#101
b0110 p
b00001000 a
b00001000 r
1C
b0111 S
b00001000 c
b00001000 4
b00001000 e
1u
1m
b00001000 o
#106
0C
0u
0m
#111
b00001001 a
1C
b00000000 c
b00001001 e
1i
1m
b00001001 o
b0111 p
b00000000 r
b1000 S
b00000000 4
1t
0U
1u
#116
0C
0u
0m
#121
b1000 p
b00000000 a
1q
1C
b00000000 e
1u
0h
1x
1l
1m
b00000000 o
#126
0C
0u
0m
#131
1C
1u
0-
1m
1_
#136
0u
