0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/91702/Documents/Artix-7-Projects/AndGateProject/AndGate-4bit/AndGate-4bit.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/91702/Documents/Artix-7-Projects/AndGateProject/AndGate-4bit/AndGate-4bit.srcs/sim_1/new/Simulation.v,1738689061,verilog,,,,tb_and_gate_4bit,,,,,,,,
C:/Users/91702/Documents/Artix-7-Projects/AndGateProject/AndGate-4bit/AndGate-4bit.srcs/sources_1/new/FourBitAndGate.v,1738688005,verilog,,C:/Users/91702/Documents/Artix-7-Projects/AndGateProject/AndGate-4bit/AndGate-4bit.srcs/sim_1/new/Simulation.v,,FourBitAndGate,,,,,,,,
