$date
	Sun Apr 13 15:40:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 4 # i [3:0] $end
$var reg 3 $ in [2:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 & d0 $end
$var wire 1 ' d1 $end
$var wire 1 ( d2 $end
$var wire 1 ) d3 $end
$var wire 1 * d4 $end
$var wire 1 + d5 $end
$var wire 1 , d6 $end
$var wire 1 - d7 $end
$var wire 1 . x $end
$var wire 1 / y $end
$var wire 1 0 z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
1%
bx $
bx #
0"
bx !
$end
#10
b0 #
1"
#20
0"
0%
#30
1&
b10000000 !
0(
0*
0,
0'
0)
0+
0-
0.
0/
00
b0 $
1"
#40
0"
#50
b1000000 !
0&
1'
10
b1 $
1"
b1 #
#60
0"
#70
b100000 !
0&
1(
0'
1/
00
b10 $
1"
b10 #
#80
0"
#90
b10000 !
0(
1)
10
b11 $
1"
b11 #
#100
0"
#110
b1000 !
1*
0)
1.
0/
00
b100 $
1"
b100 #
#120
0"
#130
b100 !
0*
1+
10
b101 $
1"
b101 #
#140
0"
#150
b10 !
0*
1,
0+
1/
00
b110 $
1"
b110 #
#160
0"
#170
b1 !
0,
1-
10
b111 $
1"
b111 #
#180
0"
#190
1"
b1000 #
