{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702239750595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702239750598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 15:22:30 2023 " "Processing started: Sun Dec 10 15:22:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702239750598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239750598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239750599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702239750795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702239750795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top.sv(23) " "Verilog HDL Declaration information at top.sv(23): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239757358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top.sv(24) " "Verilog HDL Declaration information at top.sv(24): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239757358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 top.sv(25) " "Verilog HDL Declaration information at top.sv(25): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239757358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 top.sv(26) " "Verilog HDL Declaration information at top.sv(26): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239757358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top.sv(27) " "Verilog HDL Declaration information at top.sv(27): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239757358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top.sv(28) " "Verilog HDL Declaration information at top.sv(28): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239757358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 top.sv(29) " "Verilog HDL Declaration information at top.sv(29): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239757358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 top.sv(31) " "Verilog HDL Declaration information at top.sv(31): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239757358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239757359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239757360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757360 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mycpu.sv " "Can't analyze file -- file mycpu.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702239757361 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.sv(98) " "Verilog HDL warning at ControlUnit.sv(98): extended using \"x\" or \"z\"" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702239757362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.sv(100) " "Verilog HDL warning at ControlUnit.sv(100): extended using \"x\" or \"z\"" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702239757362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.sv(104) " "Verilog HDL warning at ControlUnit.sv(104): extended using \"x\" or \"z\"" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702239757362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.sv(157) " "Verilog HDL warning at ControlUnit.sv(157): extended using \"x\" or \"z\"" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702239757362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239757362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239757363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702239757550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 top.sv(59) " "Verilog HDL assignment warning at top.sv(59): truncated value with size 26 to match size of target (24)" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702239757550 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(70) " "Verilog HDL assignment warning at top.sv(70): truncated value with size 32 to match size of target (24)" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702239757550 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.sv 1 1 " "Using design file cpu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239757570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702239757570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:newcpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:newcpu\"" {  } { { "top.sv" "newcpu" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239757570 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 4095 cpu.sv(4) " "Verilog HDL warning at cpu.sv(4): number of words (38) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "cpu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/cpu.sv" 4 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1702239757573 "|top|cpu:newcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.data_a 0 cpu.sv(3) " "Net \"inst_ram.data_a\" at cpu.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/cpu.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702239757573 "|top|cpu:newcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.waddr_a 0 cpu.sv(3) " "Net \"inst_ram.waddr_a\" at cpu.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/cpu.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702239757573 "|top|cpu:newcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.we_a 0 cpu.sv(3) " "Net \"inst_ram.we_a\" at cpu.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/cpu.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702239757573 "|top|cpu:newcpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:newcpu\|decoder:dc " "Elaborating entity \"decoder\" for hierarchy \"cpu:newcpu\|decoder:dc\"" {  } { { "cpu.sv" "dc" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/cpu.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239757573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit cpu:newcpu\|ControlUnit:cu " "Elaborating entity \"ControlUnit\" for hierarchy \"cpu:newcpu\|ControlUnit:cu\"" {  } { { "cpu.sv" "cu" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/cpu.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239757575 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm12 ControlUnit.sv(97) " "Verilog HDL Always Construct warning at ControlUnit.sv(97): variable \"imm12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm12 ControlUnit.sv(103) " "Verilog HDL Always Construct warning at ControlUnit.sv(103): variable \"imm12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm12 ControlUnit.sv(135) " "Verilog HDL Always Construct warning at ControlUnit.sv(135): variable \"imm12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm12 ControlUnit.sv(141) " "Verilog HDL Always Construct warning at ControlUnit.sv(141): variable \"imm12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm12 ControlUnit.sv(147) " "Verilog HDL Always Construct warning at ControlUnit.sv(147): variable \"imm12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrc ControlUnit.sv(17) " "Verilog HDL Always Construct warning at ControlUnit.sv(17): inferring latch(es) for variable \"alusrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite ControlUnit.sv(17) " "Verilog HDL Always Construct warning at ControlUnit.sv(17): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regsel ControlUnit.sv(17) " "Verilog HDL Always Construct warning at ControlUnit.sv(17): inferring latch(es) for variable \"regsel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op ControlUnit.sv(17) " "Verilog HDL Always Construct warning at ControlUnit.sv(17): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gpio_we ControlUnit.sv(17) " "Verilog HDL Always Construct warning at ControlUnit.sv(17): inferring latch(es) for variable \"gpio_we\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpio_we ControlUnit.sv(25) " "Inferred latch for \"gpio_we\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] ControlUnit.sv(25) " "Inferred latch for \"op\[0\]\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] ControlUnit.sv(25) " "Inferred latch for \"op\[1\]\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] ControlUnit.sv(25) " "Inferred latch for \"op\[2\]\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] ControlUnit.sv(25) " "Inferred latch for \"op\[3\]\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regsel\[0\] ControlUnit.sv(25) " "Inferred latch for \"regsel\[0\]\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regsel\[1\] ControlUnit.sv(25) " "Inferred latch for \"regsel\[1\]\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regsel\[2\] ControlUnit.sv(25) " "Inferred latch for \"regsel\[2\]\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite ControlUnit.sv(25) " "Inferred latch for \"regwrite\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc ControlUnit.sv(25) " "Inferred latch for \"alusrc\" at ControlUnit.sv(25)" {  } { { "ControlUnit.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/ControlUnit.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239757577 "|top|cpu:newcpu|ControlUnit:cu"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile.sv(22) " "Verilog HDL information at regfile.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "regfile.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/regfile.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702239757585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.sv 1 1 " "Using design file regfile.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239757585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702239757585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:newcpu\|regfile:regfile_cpu " "Elaborating entity \"regfile\" for hierarchy \"cpu:newcpu\|regfile:regfile_cpu\"" {  } { { "cpu.sv" "regfile_cpu" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/cpu.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239757585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.sv 1 1 " "Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/alu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239757598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702239757598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:newcpu\|alu:alu_cpu " "Elaborating entity \"alu\" for hierarchy \"cpu:newcpu\|alu:alu_cpu\"" {  } { { "cpu.sv" "alu_cpu" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/cpu.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239757599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mullu alu.sv(15) " "Verilog HDL or VHDL warning at alu.sv(15): object \"mullu\" assigned a value but never read" {  } { { "alu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/alu.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702239757601 "|top|cpu:mycpu|alu:cpu_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hex0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hex0\"" {  } { { "top.sv" "hex0" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239757602 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/db/DE2_115.ram0_cpu_1987c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/db/DE2_115.ram0_cpu_1987c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1702239758087 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:newcpu\|alu:alu_cpu\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:newcpu\|alu:alu_cpu\|Mult1\"" {  } { { "alu.sv" "Mult1" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/alu.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702239758742 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:newcpu\|alu:alu_cpu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:newcpu\|alu:alu_cpu\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/alu.sv" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702239758742 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702239758742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:newcpu\|alu:alu_cpu\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"cpu:newcpu\|alu:alu_cpu\|lpm_mult:Mult1\"" {  } { { "alu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/alu.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239758789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:newcpu\|alu:alu_cpu\|lpm_mult:Mult1 " "Instantiated megafunction \"cpu:newcpu\|alu:alu_cpu\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758789 ""}  } { { "alu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/alu.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702239758789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239758816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239758816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:newcpu\|alu:alu_cpu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:newcpu\|alu:alu_cpu\|lpm_mult:Mult0\"" {  } { { "alu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/alu.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239758824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:newcpu\|alu:alu_cpu\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:newcpu\|alu:alu_cpu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702239758824 ""}  } { { "alu.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/alu.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702239758824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239758848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239758848 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "456 " "Ignored 456 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "456 " "Ignored 456 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702239759127 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702239759127 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702239759674 "|top|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702239759674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702239759759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/DE2_115.map.smsg " "Generated suppressed messages file /acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239761944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702239762097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239762097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702239762242 "|top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702239762242 "|top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702239762242 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702239762242 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.sv" "" { Text "/acct/kyn/Downloads/for github/CSCE611_Fall2023_riu_kynandlaulusa/lab_riu/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702239762242 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702239762242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2814 " "Implemented 2814 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702239762242 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702239762242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2690 " "Implemented 2690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702239762242 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1702239762242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702239762242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702239762267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 15:22:42 2023 " "Processing ended: Sun Dec 10 15:22:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702239762267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702239762267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702239762267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239762267 ""}
