window.SIDEBAR_ITEMS = {"struct":["SPI_SMEM_DDR_SPEC"],"type":["CMD_DIS_R","CMD_DIS_W","DQS_LOOP_MODE_R","DQS_LOOP_MODE_W","DQS_LOOP_R","DQS_LOOP_W","EN_R","EN_W","R","RDAT_SWP_R","RDAT_SWP_W","SPI_SMEM_CLK_DIFF_EN_R","SPI_SMEM_CLK_DIFF_EN_W","SPI_SMEM_CLK_DIFF_INV_R","SPI_SMEM_CLK_DIFF_INV_W","SPI_SMEM_DQS_CA_IN_R","SPI_SMEM_DQS_CA_IN_W","SPI_SMEM_HYPERBUS_CA_R","SPI_SMEM_HYPERBUS_CA_W","SPI_SMEM_HYPERBUS_DUMMY_2X_R","SPI_SMEM_HYPERBUS_DUMMY_2X_W","SPI_SMEM_HYPERBUS_MODE_R","SPI_SMEM_HYPERBUS_MODE_W","SPI_SMEM_OCTA_RAM_ADDR_R","SPI_SMEM_OCTA_RAM_ADDR_W","SPI_SMEM_OUTMINBYTELEN_R","SPI_SMEM_OUTMINBYTELEN_W","SPI_SMEM_RX_DDR_MSK_EN_R","SPI_SMEM_RX_DDR_MSK_EN_W","SPI_SMEM_TX_DDR_MSK_EN_R","SPI_SMEM_TX_DDR_MSK_EN_W","SPI_SMEM_USR_DDR_DQS_THD_R","SPI_SMEM_USR_DDR_DQS_THD_W","SPI_SMEM_VAR_DUMMY_R","SPI_SMEM_VAR_DUMMY_W","W","WDAT_SWP_R","WDAT_SWP_W"]};