# Bit Checker Projects â€“ RISC-V Assembly & SystemVerilog

This repository contains two implementations of a **10-bit binary bit checker**, written in:

- âœ… **RISC-V Assembly** (tested using [Venus RISC-V Simulator](https://venus.cs61c.org/))
- âœ… **SystemVerilog** (simulated on [EDA Playground](https://www.edaplayground.com/))

Both implementations were created for educational purposes as part of a Computer Architecture and Hardware Design course, and are conceptually linked to the final TCC proposal: a **DMA controller targeting an RV32I processor**.

---

## ğŸ“ Repository Structure

```text
.
â”œâ”€â”€ riscv/
â”‚   â””â”€â”€ bit_checker.asm         # Bit checker in RISC-V Assembly (Venus-compatible)
â”œâ”€â”€ systemverilog/
â”‚   â”œâ”€â”€ bit_checker.sv          # SystemVerilog module (sequential logic)
â”‚   â””â”€â”€ bit_checker_tb.sv       # Testbench for simulation
â”œâ”€â”€ README.md
