{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631299392647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631299392661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 15:43:12 2021 " "Processing started: Fri Sep 10 15:43:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631299392661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299392661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PFC -c PFC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PFC -c PFC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299392661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631299394084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/autocontrolev2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/autocontrolev2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUTOCONTROLEv2-ARCH " "Found design unit 1: AUTOCONTROLEv2-ARCH" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414699 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUTOCONTROLEv2 " "Found entity 1: AUTOCONTROLEv2" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/startkit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/startkit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STARTKIT-COMPORTAMENTO " "Found design unit 1: STARTKIT-COMPORTAMENTO" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414707 ""} { "Info" "ISGN_ENTITY_NAME" "1 STARTKIT " "Found entity 1: STARTKIT" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/hrpwm/srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/hrpwm/srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLATCH-ARCH " "Found design unit 1: SRLATCH-ARCH" {  } { { "VHDL/HRPWM/SRLATCH.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/SRLATCH.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414714 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRLATCH " "Found entity 1: SRLATCH" {  } { { "VHDL/HRPWM/SRLATCH.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/SRLATCH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/hrpwm/modulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/hrpwm/modulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulador-rtl " "Found design unit 1: modulador-rtl" {  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414722 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulador " "Found entity 1: modulador" {  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/hrpwm/hrpwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/hrpwm/hrpwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hrpwm-rtl " "Found design unit 1: hrpwm-rtl" {  } { { "VHDL/HRPWM/hrpwm.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414730 ""} { "Info" "ISGN_ENTITY_NAME" "1 hrpwm " "Found entity 1: hrpwm" {  } { { "VHDL/HRPWM/hrpwm.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-rtl " "Found design unit 1: spi_controller-rtl" {  } { { "VHDL/spi_controller.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/spi_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414737 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "VHDL/spi_controller.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/spi_controller.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/protecao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/protecao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROTECAO-ARCH " "Found design unit 1: PROTECAO-ARCH" {  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414745 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROTECAO " "Found entity 1: PROTECAO" {  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/moving_average.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/moving_average.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moving_average-rtl " "Found design unit 1: moving_average-rtl" {  } { { "VHDL/moving_average.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/moving_average.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414756 ""} { "Info" "ISGN_ENTITY_NAME" "1 moving_average " "Found entity 1: moving_average" {  } { { "VHDL/moving_average.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/moving_average.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/downsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/downsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 downsample-rtl " "Found design unit 1: downsample-rtl" {  } { { "VHDL/downsample.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/downsample.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414763 ""} { "Info" "ISGN_ENTITY_NAME" "1 downsample " "Found entity 1: downsample" {  } { { "VHDL/downsample.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/downsample.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/autocontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/autocontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUTOCONTROLE-ARCH " "Found design unit 1: AUTOCONTROLE-ARCH" {  } { { "VHDL/AUTOCONTROLE.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414771 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUTOCONTROLE " "Found entity 1: AUTOCONTROLE" {  } { { "VHDL/AUTOCONTROLE.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-rtl " "Found design unit 1: ADC-rtl" {  } { { "VHDL/ADC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414778 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "VHDL/ADC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pfc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pfc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PFC-COMPORTAMENTO " "Found design unit 1: PFC-COMPORTAMENTO" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414786 ""} { "Info" "ISGN_ENTITY_NAME" "1 PFC " "Found entity 1: PFC" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "VHDL/PLL/PLL.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414795 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "VHDL/PLL/PLL.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299414795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299414795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PFC " "Elaborating entity \"PFC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631299415053 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SAIDA PFC.vhd(40) " "VHDL Signal Declaration warning at PFC.vhd(40): used implicit default value for signal \"SAIDA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631299415059 "|PFC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_VIN_DS PFC.vhd(179) " "Verilog HDL or VHDL warning at PFC.vhd(179): object \"ADC_VIN_DS\" assigned a value but never read" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631299415059 "|PFC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_IIN_DS PFC.vhd(179) " "Verilog HDL or VHDL warning at PFC.vhd(179): object \"ADC_IIN_DS\" assigned a value but never read" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631299415059 "|PFC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_VOUT_DS PFC.vhd(179) " "Verilog HDL or VHDL warning at PFC.vhd(179): object \"ADC_VOUT_DS\" assigned a value but never read" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631299415059 "|PFC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CORRENTE_MAX PFC.vhd(186) " "Verilog HDL or VHDL warning at PFC.vhd(186): object \"CORRENTE_MAX\" assigned a value but never read" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631299415059 "|PFC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_1\"" {  } { { "PFC.vhd" "PLL_1" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_1\|altpll:altpll_component\"" {  } { { "VHDL/PLL/PLL.vhd" "altpll_component" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_1\|altpll:altpll_component\"" {  } { { "VHDL/PLL/PLL.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_1\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 24 " "Parameter \"clk1_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2604 " "Parameter \"clk1_phase_shift\" = \"2604\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 24 " "Parameter \"clk2_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 5208 " "Parameter \"clk2_phase_shift\" = \"5208\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 24 " "Parameter \"clk3_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 7813 " "Parameter \"clk3_phase_shift\" = \"7813\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299415391 ""}  } { { "VHDL/PLL/PLL.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631299415391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299415547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299415547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STARTKIT STARTKIT:COMP1 " "Elaborating entity \"STARTKIT\" for hierarchy \"STARTKIT:COMP1\"" {  } { { "PFC.vhd" "COMP1" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415583 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RGB STARTKIT.vhd(30) " "VHDL Process Statement warning at STARTKIT.vhd(30): inferring latch(es) for signal or variable \"RGB\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1631299415586 "|PFC|STARTKIT:COMP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[0\] STARTKIT.vhd(30) " "Inferred latch for \"RGB\[0\]\" at STARTKIT.vhd(30)" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299415590 "|PFC|STARTKIT:COMP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[1\] STARTKIT.vhd(30) " "Inferred latch for \"RGB\[1\]\" at STARTKIT.vhd(30)" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299415590 "|PFC|STARTKIT:COMP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[2\] STARTKIT.vhd(30) " "Inferred latch for \"RGB\[2\]\" at STARTKIT.vhd(30)" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299415590 "|PFC|STARTKIT:COMP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulador modulador:PWM1 " "Elaborating entity \"modulador\" for hierarchy \"modulador:PWM1\"" {  } { { "PFC.vhd" "PWM1" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pwmN modulador.vhd(64) " "Verilog HDL or VHDL warning at modulador.vhd(64): object \"pwmN\" assigned a value but never read" {  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631299415615 "|PFC|modulador:PWM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hrpwm modulador:PWM1\|hrpwm:pwmA " "Elaborating entity \"hrpwm\" for hierarchy \"modulador:PWM1\|hrpwm:pwmA\"" {  } { { "VHDL/HRPWM/modulador.vhd" "pwmA" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRLATCH modulador:PWM1\|hrpwm:pwmA\|SRLATCH:srlatch_pwm " "Elaborating entity \"SRLATCH\" for hierarchy \"modulador:PWM1\|hrpwm:pwmA\|SRLATCH:srlatch_pwm\"" {  } { { "VHDL/HRPWM/hrpwm.vhd" "srlatch_pwm" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hrpwm modulador:PWM1\|hrpwm:pwmB " "Elaborating entity \"hrpwm\" for hierarchy \"modulador:PWM1\|hrpwm:pwmB\"" {  } { { "VHDL/HRPWM/modulador.vhd" "pwmB" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:ADC_kit " "Elaborating entity \"ADC\" for hierarchy \"ADC:ADC_kit\"" {  } { { "PFC.vhd" "ADC_kit" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x " "Elaborating entity \"spi_controller\" for hierarchy \"ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\"" {  } { { "VHDL/ADC.vhd" "\\ADC_gen:0:ADC_x" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsample downsample:down_sample " "Elaborating entity \"downsample\" for hierarchy \"downsample:down_sample\"" {  } { { "PFC.vhd" "down_sample" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moving_average moving_average:maIin " "Elaborating entity \"moving_average\" for hierarchy \"moving_average:maIin\"" {  } { { "PFC.vhd" "maIin" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROTECAO PROTECAO:PROTECAO_KIT " "Elaborating entity \"PROTECAO\" for hierarchy \"PROTECAO:PROTECAO_KIT\"" {  } { { "PFC.vhd" "PROTECAO_KIT" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTOCONTROLEv2 AUTOCONTROLEv2:CONTROLE " "Elaborating entity \"AUTOCONTROLEv2\" for hierarchy \"AUTOCONTROLEv2:CONTROLE\"" {  } { { "PFC.vhd" "CONTROLE" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299415975 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631299415976 "|PFC|AUTOCONTROLEv2:CONTROLE"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib24 " "Found entity 1: altsyncram_ib24" {  } { { "db/altsyncram_ib24.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/altsyncram_ib24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299421509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299421509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299422317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299422317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299422768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299422768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rgi " "Found entity 1: cntr_rgi" {  } { { "db/cntr_rgi.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_rgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299423391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299423391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299423554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299423554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299423828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299423828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299424238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299424238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299424453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299424453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299424753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299424753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299424927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299424927 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299426434 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631299426707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.10.15:43:56 Progress: Loading sldaeb0afb8/alt_sld_fab_wrapper_hw.tcl " "2021.09.10.15:43:56 Progress: Loading sldaeb0afb8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299436946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299442803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299443094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299447518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299447689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299447858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299448058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299448067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299448069 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631299448863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaeb0afb8/alt_sld_fab.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299449241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299449241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299449407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299449407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299449429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299449429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299449559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299449559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299449700 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299449700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299449700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299449819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299449819 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "moving_average:maIin\|p_moving_average_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"moving_average:maIin\|p_moving_average_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631299454142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631299454142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631299454142 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299454142 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631299454142 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PROTECAO:PROTECAO_KIT\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PROTECAO:PROTECAO_KIT\|Mult2\"" {  } { { "VHDL/PROTECAO.vhd" "Mult2" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299454144 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PROTECAO:PROTECAO_KIT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PROTECAO:PROTECAO_KIT\|Mult0\"" {  } { { "VHDL/PROTECAO.vhd" "Mult0" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299454144 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulador:PWM1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulador:PWM1\|Mult0\"" {  } { { "VHDL/HRPWM/modulador.vhd" "Mult0" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299454144 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AUTOCONTROLEv2:CONTROLE\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AUTOCONTROLEv2:CONTROLE\|Mult4\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "Mult4" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299454144 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AUTOCONTROLEv2:CONTROLE\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AUTOCONTROLEv2:CONTROLE\|Mult5\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "Mult5" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 84 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299454144 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AUTOCONTROLEv2:CONTROLE\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AUTOCONTROLEv2:CONTROLE\|Mult3\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "Mult3" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299454144 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631299454144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moving_average:maIin\|altshift_taps:p_moving_average_rtl_0 " "Elaborated megafunction instantiation \"moving_average:maIin\|altshift_taps:p_moving_average_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299454425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moving_average:maIin\|altshift_taps:p_moving_average_rtl_0 " "Instantiated megafunction \"moving_average:maIin\|altshift_taps:p_moving_average_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299454425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299454425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 36 " "Parameter \"WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299454425 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631299454425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_28m " "Found entity 1: shift_taps_28m" {  } { { "db/shift_taps_28m.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/shift_taps_28m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299454589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299454589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh81 " "Found entity 1: altsyncram_eh81" {  } { { "db/altsyncram_eh81.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/altsyncram_eh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299454751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299454751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_qqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299454934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299454934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299455090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299455090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299455346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Instantiated megafunction \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299455346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299455346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299455346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299455346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299455346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299455346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299455346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299455346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299455346 ""}  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631299455346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299455708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299455895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299456135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jh " "Found entity 1: add_sub_2jh" {  } { { "db/add_sub_2jh.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_2jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299456287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299456287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299456378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_88h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_88h " "Found entity 1: add_sub_88h" {  } { { "db/add_sub_88h.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_88h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299456588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299456588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299456671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299456772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299456956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299456956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|altshift:external_latency_ffs PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299457107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299457191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Instantiated megafunction \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299457193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299457193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299457193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299457193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299457193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299457193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299457193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299457193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299457193 ""}  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631299457193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299457275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299457387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299457491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_j9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299457672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299457672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299457773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299457863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_hkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299458050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299458050 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|altshift:external_latency_ffs PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299458128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulador:PWM1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"modulador:PWM1\|lpm_mult:Mult0\"" {  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299458211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulador:PWM1\|lpm_mult:Mult0 " "Instantiated megafunction \"modulador:PWM1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458212 ""}  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631299458212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult4\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299458676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult4 " "Instantiated megafunction \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458676 ""}  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631299458676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_u9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299458835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299458835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult5\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299458923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult5 " "Instantiated megafunction \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299458923 ""}  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631299458923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult3\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299459057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult3 " "Instantiated megafunction \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299459058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299459058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299459058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299459058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299459058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299459058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299459058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299459058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631299459058 ""}  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631299459058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s9t " "Found entity 1: mult_s9t" {  } { { "db/mult_s9t.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_s9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631299459223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299459223 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "126 " "Ignored 126 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "126 " "Ignored 126 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1631299460499 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1631299460499 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631299460508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631299460508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631299460508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631299460508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631299460508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631299460508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631299460508 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1631299460508 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[0\] GND pin " "The pin \"GPIO\[0\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] GND pin " "The pin \"GPIO\[1\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[2\] GND pin " "The pin \"GPIO\[2\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] GND pin " "The pin \"GPIO\[4\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] GND pin " "The pin \"GPIO\[5\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[6\] GND pin " "The pin \"GPIO\[6\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[8\] GND pin " "The pin \"GPIO\[8\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[10\] GND pin " "The pin \"GPIO\[10\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] GND pin " "The pin \"GPIO\[11\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[16\] GND pin " "The pin \"GPIO\[16\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631299460509 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1631299460509 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299461058 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299461058 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299461058 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299461058 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299461058 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299461058 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299461058 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1631299461058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[0\] GND " "Pin \"CS\[0\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|CS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[4\] GND " "Pin \"CS\[4\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|CS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[5\] GND " "Pin \"CS\[5\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|CS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[6\] GND " "Pin \"CS\[6\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|CS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[7\] GND " "Pin \"CS\[7\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|CS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[8\] GND " "Pin \"CS\[8\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|CS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[9\] GND " "Pin \"CS\[9\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|CS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADCLK\[1\] GND " "Pin \"ADCLK\[1\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|ADCLK[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[0\] GND " "Pin \"SAIDA\[0\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[1\] GND " "Pin \"SAIDA\[1\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[2\] GND " "Pin \"SAIDA\[2\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[3\] GND " "Pin \"SAIDA\[3\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[4\] GND " "Pin \"SAIDA\[4\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[5\] GND " "Pin \"SAIDA\[5\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[6\] GND " "Pin \"SAIDA\[6\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[7\] GND " "Pin \"SAIDA\[7\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[8\] GND " "Pin \"SAIDA\[8\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[9\] GND " "Pin \"SAIDA\[9\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[10\] GND " "Pin \"SAIDA\[10\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[11\] GND " "Pin \"SAIDA\[11\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[12\] GND " "Pin \"SAIDA\[12\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[13\] GND " "Pin \"SAIDA\[13\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[14\] GND " "Pin \"SAIDA\[14\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[15\] GND " "Pin \"SAIDA\[15\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[16\] GND " "Pin \"SAIDA\[16\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[17\] GND " "Pin \"SAIDA\[17\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[18\] GND " "Pin \"SAIDA\[18\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[19\] GND " "Pin \"SAIDA\[19\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[20\] GND " "Pin \"SAIDA\[20\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[21\] GND " "Pin \"SAIDA\[21\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[22\] GND " "Pin \"SAIDA\[22\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[23\] GND " "Pin \"SAIDA\[23\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631299461060 "|PFC|SAIDA[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631299461060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299461275 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "AUTOCONTROLEv2:CONTROLE\|duty\[0\] Low " "Register AUTOCONTROLEv2:CONTROLE\|duty\[0\] will power up to Low" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 76 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1631299461543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "AUTOCONTROLEv2:CONTROLE\|INTEGRAL\[0\] Low " "Register AUTOCONTROLEv2:CONTROLE\|INTEGRAL\[0\] will power up to Low" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 76 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1631299461543 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "AUTOCONTROLEv2:CONTROLE\|INTEGRAL\[31\] Low " "Register AUTOCONTROLEv2:CONTROLE\|INTEGRAL\[31\] will power up to Low" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 76 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1631299461543 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1631299461543 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631299462501 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 209 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 209 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1631299466083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631299466238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631299466238 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT\[1\] " "No output dependent on input pin \"BT\[1\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299467121 "|PFC|BT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[0\] " "No output dependent on input pin \"DATA\[0\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299467121 "|PFC|DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[4\] " "No output dependent on input pin \"DATA\[4\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299467121 "|PFC|DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[5\] " "No output dependent on input pin \"DATA\[5\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299467121 "|PFC|DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[6\] " "No output dependent on input pin \"DATA\[6\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299467121 "|PFC|DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[7\] " "No output dependent on input pin \"DATA\[7\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299467121 "|PFC|DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[8\] " "No output dependent on input pin \"DATA\[8\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299467121 "|PFC|DATA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[9\] " "No output dependent on input pin \"DATA\[9\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299467121 "|PFC|DATA[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1631299467121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3138 " "Implemented 3138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631299467123 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631299467123 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1631299467123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2918 " "Implemented 2918 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631299467123 ""} { "Info" "ICUT_CUT_TM_RAMS" "124 " "Implemented 124 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1631299467123 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1631299467123 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1631299467123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631299467123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631299467254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 15:44:27 2021 " "Processing ended: Fri Sep 10 15:44:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631299467254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631299467254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631299467254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631299467254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1631299469183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631299469197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 15:44:28 2021 " "Processing started: Fri Sep 10 15:44:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631299469197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1631299469197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PFC -c PFC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PFC -c PFC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1631299469197 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1631299469664 ""}
{ "Info" "0" "" "Project  = PFC" {  } {  } 0 0 "Project  = PFC" 0 0 "Fitter" 0 0 1631299469665 ""}
{ "Info" "0" "" "Revision = PFC" {  } {  } 0 0 "Revision = PFC" 0 0 "Fitter" 0 0 1631299469665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1631299469979 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PFC EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"PFC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631299470072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631299470187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631299470187 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 24 25 0 0 " "Implementing clock multiplication of 24, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1631299470262 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 24 25 45 2604 " "Implementing clock multiplication of 24, clock division of 25, and phase shift of 45 degrees (2604 ps) for PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1631299470262 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 24 25 90 5208 " "Implementing clock multiplication of 24, clock division of 25, and phase shift of 90 degrees (5208 ps) for PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1631299470262 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 24 25 135 7813 " "Implementing clock multiplication of 24, clock division of 25, and phase shift of 135 degrees (7813 ps) for PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1631299470262 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1631299470262 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1631299470522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1631299470547 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1631299471229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1631299471229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1631299471229 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1631299471229 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 9401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631299471240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 9403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631299471240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 9405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631299471240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 9407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631299471240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 9409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1631299471240 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1631299471240 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1631299471246 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1631299471357 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 78 " "No exact pin location assignment(s) for 24 pins of 78 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1631299471954 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631299472658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631299472658 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631299472658 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1631299472658 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PFC.sdc " "Synopsys Design Constraints File file not found: 'PFC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1631299472716 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "PWM1\|pwmA\|srlatch_pwm\|Q2~0\|combout " "Node \"PWM1\|pwmA\|srlatch_pwm\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299472735 ""} { "Warning" "WSTA_SCC_NODE" "PWM1\|pwmA\|srlatch_pwm\|notQ~0\|datad " "Node \"PWM1\|pwmA\|srlatch_pwm\|notQ~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299472735 ""} { "Warning" "WSTA_SCC_NODE" "PWM1\|pwmA\|srlatch_pwm\|notQ~0\|combout " "Node \"PWM1\|pwmA\|srlatch_pwm\|notQ~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299472735 ""} { "Warning" "WSTA_SCC_NODE" "PWM1\|pwmA\|srlatch_pwm\|Q2~0\|datad " "Node \"PWM1\|pwmA\|srlatch_pwm\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299472735 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1631299472735 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\|cs CLOCK " "Register ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\|cs is being clocked by CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631299472744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1631299472744 "|PFC|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "modulador:PWM1\|hrpwm:pwmA\|ADC_clk " "Node: modulador:PWM1\|hrpwm:pwmA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:ADC_kit\|enable_adc modulador:PWM1\|hrpwm:pwmA\|ADC_clk " "Register ADC:ADC_kit\|enable_adc is being clocked by modulador:PWM1\|hrpwm:pwmA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631299472744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1631299472744 "|PFC|modulador:PWM1|hrpwm:pwmA|ADC_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299472813 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299472813 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299472813 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299472813 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1631299472813 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631299472815 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631299472815 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1631299472815 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1631299472815 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631299472816 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631299472816 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631299472816 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1631299472816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631299473177 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631299473177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631299473177 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631299473177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631299473178 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631299473178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631299473178 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631299473178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631299473178 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 3597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631299473178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "modulador:PWM1\|hrpwm:pwmA\|ADC_clk  " "Automatically promoted node modulador:PWM1\|hrpwm:pwmA\|ADC_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631299473178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modulador:PWM1\|hrpwm:pwmA\|ADC_clk~0 " "Destination node modulador:PWM1\|hrpwm:pwmA\|ADC_clk~0" {  } { { "VHDL/HRPWM/hrpwm.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 1664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 5386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 5460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[42\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[42\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 5414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[42\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[42\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 5502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473178 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631299473178 ""}  } { { "VHDL/HRPWM/hrpwm.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd" 54 0 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "modulador:PWM1\|hrpwm:pwmA\|ADC_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631299473178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 6614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 6638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 4243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631299473179 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 5348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631299473179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BT_FLAG\[0\]  " "Automatically promoted node BT_FLAG\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|PWM\[0\] " "Destination node STARTKIT:COMP1\|PWM\[0\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|MODULADORA\[11\] " "Destination node STARTKIT:COMP1\|MODULADORA\[11\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|MODULADORA\[10\] " "Destination node STARTKIT:COMP1\|MODULADORA\[10\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|MODULADORA\[9\] " "Destination node STARTKIT:COMP1\|MODULADORA\[9\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|MODULADORA\[8\] " "Destination node STARTKIT:COMP1\|MODULADORA\[8\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|MODULADORA\[7\] " "Destination node STARTKIT:COMP1\|MODULADORA\[7\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|MODULADORA\[6\] " "Destination node STARTKIT:COMP1\|MODULADORA\[6\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|MODULADORA\[5\] " "Destination node STARTKIT:COMP1\|MODULADORA\[5\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|MODULADORA\[4\] " "Destination node STARTKIT:COMP1\|MODULADORA\[4\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STARTKIT:COMP1\|MODULADORA\[3\] " "Destination node STARTKIT:COMP1\|MODULADORA\[3\]" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631299473179 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1631299473179 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631299473179 ""}  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 368 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631299473179 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1631299474032 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631299474043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631299474044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631299474054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631299474070 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1631299474082 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1631299474230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1631299474236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1631299474236 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1631299474251 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1631299474251 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1631299474251 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631299474252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 4 4 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631299474252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631299474252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 0 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631299474252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631299474252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631299474252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 6 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631299474252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 12 0 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631299474252 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1631299474252 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1631299474252 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_DAC\[0\] " "Node \"PWM_DAC\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_DAC\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631299474534 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_DAC\[1\] " "Node \"PWM_DAC\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_DAC\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631299474534 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_DAC\[2\] " "Node \"PWM_DAC\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_DAC\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631299474534 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1631299474534 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631299474534 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1631299474555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1631299475871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631299477046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1631299477120 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1631299478819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631299478819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1631299479819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1631299481979 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1631299481979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1631299482327 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1631299482327 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1631299482327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631299482330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1631299482749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631299482815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631299483699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631299483702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631299484785 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631299486067 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1631299486572 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "25 " "Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently enabled " "Pin GPIO\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently enabled " "Pin GPIO\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently enabled " "Pin GPIO\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631299486612 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1631299486612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/output_files/PFC.fit.smsg " "Generated suppressed messages file C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/output_files/PFC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1631299486998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5257 " "Peak virtual memory: 5257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631299489670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 15:44:49 2021 " "Processing ended: Fri Sep 10 15:44:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631299489670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631299489670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631299489670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631299489670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1631299491308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631299491320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 15:44:51 2021 " "Processing started: Fri Sep 10 15:44:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631299491320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1631299491320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PFC -c PFC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PFC -c PFC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1631299491320 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1631299493993 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1631299494033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631299494689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 15:44:54 2021 " "Processing ended: Fri Sep 10 15:44:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631299494689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631299494689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631299494689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1631299494689 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1631299495491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1631299496684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631299496697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 15:44:55 2021 " "Processing started: Fri Sep 10 15:44:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631299496697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1631299496697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PFC -c PFC " "Command: quartus_sta PFC -c PFC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1631299496697 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1631299497050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1631299498040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299498160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299498161 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631299498855 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631299498855 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631299498855 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1631299498855 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PFC.sdc " "Synopsys Design Constraints File file not found: 'PFC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1631299498908 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "PWM1\|pwmA\|srlatch_pwm\|Q2~0\|combout " "Node \"PWM1\|pwmA\|srlatch_pwm\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299498921 ""} { "Warning" "WSTA_SCC_NODE" "PWM1\|pwmA\|srlatch_pwm\|notQ~0\|datad " "Node \"PWM1\|pwmA\|srlatch_pwm\|notQ~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299498921 ""} { "Warning" "WSTA_SCC_NODE" "PWM1\|pwmA\|srlatch_pwm\|notQ~0\|combout " "Node \"PWM1\|pwmA\|srlatch_pwm\|notQ~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299498921 ""} { "Warning" "WSTA_SCC_NODE" "PWM1\|pwmA\|srlatch_pwm\|Q2~0\|datad " "Node \"PWM1\|pwmA\|srlatch_pwm\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631299498921 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1631299498921 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\|cs CLOCK " "Register ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\|cs is being clocked by CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631299498931 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1631299498931 "|PFC|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "modulador:PWM1\|hrpwm:pwmA\|ADC_clk " "Node: modulador:PWM1\|hrpwm:pwmA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:ADC_kit\|enable_adc modulador:PWM1\|hrpwm:pwmA\|ADC_clk " "Register ADC:ADC_kit\|enable_adc is being clocked by modulador:PWM1\|hrpwm:pwmA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631299498931 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1631299498931 "|PFC|modulador:PWM1|hrpwm:pwmA|ADC_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299498961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299498961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299498961 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299498961 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631299498961 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631299498962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631299498962 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1631299498962 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1631299498964 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1631299498996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.958 " "Worst-case setup slack is 40.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.958               0.000 altera_reserved_tck  " "   40.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299499101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299499117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.601 " "Worst-case recovery slack is 95.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.601               0.000 altera_reserved_tck  " "   95.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299499132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.667 " "Worst-case removal slack is 1.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 altera_reserved_tck  " "    1.667               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299499150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.605 " "Worst-case minimum pulse width slack is 49.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.605               0.000 altera_reserved_tck  " "   49.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299499155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299499155 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299499320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299499320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299499320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299499320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.376 ns " "Worst Case Available Settling Time: 340.376 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299499320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299499320 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631299499320 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631299499332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1631299499396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1631299500803 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\|cs CLOCK " "Register ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\|cs is being clocked by CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631299501454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1631299501454 "|PFC|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "modulador:PWM1\|hrpwm:pwmA\|ADC_clk " "Node: modulador:PWM1\|hrpwm:pwmA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:ADC_kit\|enable_adc modulador:PWM1\|hrpwm:pwmA\|ADC_clk " "Register ADC:ADC_kit\|enable_adc is being clocked by modulador:PWM1\|hrpwm:pwmA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631299501454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1631299501454 "|PFC|modulador:PWM1|hrpwm:pwmA|ADC_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299501471 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299501471 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299501471 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299501471 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631299501471 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631299501472 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631299501472 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1631299501472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.429 " "Worst-case setup slack is 41.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.429               0.000 altera_reserved_tck  " "   41.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299501544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299501576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.861 " "Worst-case recovery slack is 95.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.861               0.000 altera_reserved_tck  " "   95.861               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299501609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.500 " "Worst-case removal slack is 1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 altera_reserved_tck  " "    1.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299501632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.497 " "Worst-case minimum pulse width slack is 49.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.497               0.000 altera_reserved_tck  " "   49.497               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299501649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299501649 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299501817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299501817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299501817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299501817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.041 ns " "Worst Case Available Settling Time: 341.041 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299501817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299501817 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631299501817 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631299501831 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\|cs CLOCK " "Register ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\|cs is being clocked by CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631299502184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1631299502184 "|PFC|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "modulador:PWM1\|hrpwm:pwmA\|ADC_clk " "Node: modulador:PWM1\|hrpwm:pwmA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC:ADC_kit\|enable_adc modulador:PWM1\|hrpwm:pwmA\|ADC_clk " "Register ADC:ADC_kit\|enable_adc is being clocked by modulador:PWM1\|hrpwm:pwmA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631299502184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1631299502184 "|PFC|modulador:PWM1|hrpwm:pwmA|ADC_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299502197 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299502197 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299502197 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631299502197 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631299502197 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631299502198 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631299502198 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1631299502198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.045 " "Worst-case setup slack is 46.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.045               0.000 altera_reserved_tck  " "   46.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299502215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299502236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.808 " "Worst-case recovery slack is 97.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.808               0.000 altera_reserved_tck  " "   97.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299502259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.703 " "Worst-case removal slack is 0.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 altera_reserved_tck  " "    0.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299502294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.491 " "Worst-case minimum pulse width slack is 49.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631299502309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631299502309 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299502489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299502489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299502489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299502489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.082 ns " "Worst Case Available Settling Time: 346.082 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299502489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1631299502489 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631299502489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631299503553 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631299503555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 36 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631299503842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 15:45:03 2021 " "Processing ended: Fri Sep 10 15:45:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631299503842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631299503842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631299503842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1631299503842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1631299505703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631299505718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 15:45:05 2021 " "Processing started: Fri Sep 10 15:45:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631299505718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1631299505718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PFC -c PFC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PFC -c PFC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1631299505718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PFC_8_1200mv_85c_slow.vho C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/ simulation " "Generated file PFC_8_1200mv_85c_slow.vho in folder \"C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1631299510922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PFC_8_1200mv_0c_slow.vho C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/ simulation " "Generated file PFC_8_1200mv_0c_slow.vho in folder \"C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1631299511993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PFC_min_1200mv_0c_fast.vho C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/ simulation " "Generated file PFC_min_1200mv_0c_fast.vho in folder \"C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1631299513048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PFC.vho C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/ simulation " "Generated file PFC.vho in folder \"C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1631299514092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PFC_8_1200mv_85c_vhd_slow.sdo C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/ simulation " "Generated file PFC_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1631299514966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PFC_8_1200mv_0c_vhd_slow.sdo C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/ simulation " "Generated file PFC_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1631299515675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PFC_min_1200mv_0c_vhd_fast.sdo C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/ simulation " "Generated file PFC_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1631299516361 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PFC_vhd.sdo C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/ simulation " "Generated file PFC_vhd.sdo in folder \"C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1631299516978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631299519150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 15:45:19 2021 " "Processing ended: Fri Sep 10 15:45:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631299519150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631299519150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631299519150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1631299519150 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 148 s " "Quartus Prime Full Compilation was successful. 0 errors, 148 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1631299519909 ""}
