#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000016d5f4ff350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000016d5f573510_0 .net "PC", 31 0, v0000016d5f537c50_0;  1 drivers
v0000016d5f574550_0 .var "clk", 0 0;
v0000016d5f5735b0_0 .net "clkout", 0 0, L_0000016d5f575b80;  1 drivers
v0000016d5f573790_0 .net "cycles_consumed", 31 0, v0000016d5f573bf0_0;  1 drivers
v0000016d5f572c50_0 .var "rst", 0 0;
S_0000016d5f4a5d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000016d5f4ff350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000016d5f512030 .param/l "RType" 0 4 2, C4<000000>;
P_0000016d5f512068 .param/l "add" 0 4 5, C4<100000>;
P_0000016d5f5120a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000016d5f5120d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000016d5f512110 .param/l "and_" 0 4 5, C4<100100>;
P_0000016d5f512148 .param/l "andi" 0 4 8, C4<001100>;
P_0000016d5f512180 .param/l "beq" 0 4 10, C4<000100>;
P_0000016d5f5121b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000016d5f5121f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016d5f512228 .param/l "j" 0 4 12, C4<000010>;
P_0000016d5f512260 .param/l "jal" 0 4 12, C4<000011>;
P_0000016d5f512298 .param/l "jr" 0 4 6, C4<001000>;
P_0000016d5f5122d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000016d5f512308 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016d5f512340 .param/l "or_" 0 4 5, C4<100101>;
P_0000016d5f512378 .param/l "ori" 0 4 8, C4<001101>;
P_0000016d5f5123b0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016d5f5123e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000016d5f512420 .param/l "slt" 0 4 5, C4<101010>;
P_0000016d5f512458 .param/l "slti" 0 4 8, C4<101010>;
P_0000016d5f512490 .param/l "srl" 0 4 6, C4<000010>;
P_0000016d5f5124c8 .param/l "sub" 0 4 5, C4<100010>;
P_0000016d5f512500 .param/l "subu" 0 4 5, C4<100011>;
P_0000016d5f512538 .param/l "sw" 0 4 8, C4<101011>;
P_0000016d5f512570 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016d5f5125a8 .param/l "xori" 0 4 8, C4<001110>;
L_0000016d5f575100 .functor NOT 1, v0000016d5f572c50_0, C4<0>, C4<0>, C4<0>;
L_0000016d5f575170 .functor NOT 1, v0000016d5f572c50_0, C4<0>, C4<0>, C4<0>;
L_0000016d5f575d40 .functor NOT 1, v0000016d5f572c50_0, C4<0>, C4<0>, C4<0>;
L_0000016d5f575020 .functor NOT 1, v0000016d5f572c50_0, C4<0>, C4<0>, C4<0>;
L_0000016d5f575790 .functor NOT 1, v0000016d5f572c50_0, C4<0>, C4<0>, C4<0>;
L_0000016d5f575a30 .functor NOT 1, v0000016d5f572c50_0, C4<0>, C4<0>, C4<0>;
L_0000016d5f575aa0 .functor NOT 1, v0000016d5f572c50_0, C4<0>, C4<0>, C4<0>;
L_0000016d5f575b10 .functor NOT 1, v0000016d5f572c50_0, C4<0>, C4<0>, C4<0>;
L_0000016d5f575b80 .functor OR 1, v0000016d5f574550_0, v0000016d5f509b70_0, C4<0>, C4<0>;
L_0000016d5f575480 .functor OR 1, L_0000016d5f5be210, L_0000016d5f5be990, C4<0>, C4<0>;
L_0000016d5f5751e0 .functor AND 1, L_0000016d5f5bf930, L_0000016d5f5bf070, C4<1>, C4<1>;
L_0000016d5f575250 .functor NOT 1, v0000016d5f572c50_0, C4<0>, C4<0>, C4<0>;
L_0000016d5f575db0 .functor OR 1, L_0000016d5f5be710, L_0000016d5f5be5d0, C4<0>, C4<0>;
L_0000016d5f575640 .functor OR 1, L_0000016d5f575db0, L_0000016d5f5bfc50, C4<0>, C4<0>;
L_0000016d5f574fb0 .functor OR 1, L_0000016d5f5bf250, L_0000016d5f5d4880, C4<0>, C4<0>;
L_0000016d5f574ed0 .functor AND 1, L_0000016d5f5bfd90, L_0000016d5f574fb0, C4<1>, C4<1>;
L_0000016d5f575090 .functor OR 1, L_0000016d5f5d46a0, L_0000016d5f5d5960, C4<0>, C4<0>;
L_0000016d5f575bf0 .functor AND 1, L_0000016d5f5d5b40, L_0000016d5f575090, C4<1>, C4<1>;
L_0000016d5f575330 .functor NOT 1, L_0000016d5f575b80, C4<0>, C4<0>, C4<0>;
v0000016d5f536fd0_0 .net "ALUOp", 3 0, v0000016d5f50a250_0;  1 drivers
v0000016d5f5377f0_0 .net "ALUResult", 31 0, v0000016d5f536a30_0;  1 drivers
v0000016d5f537cf0_0 .net "ALUSrc", 0 0, v0000016d5f50a9d0_0;  1 drivers
v0000016d5f53ca60_0 .net "ALUin2", 31 0, L_0000016d5f5d42e0;  1 drivers
v0000016d5f53c920_0 .net "MemReadEn", 0 0, v0000016d5f509d50_0;  1 drivers
v0000016d5f53e2c0_0 .net "MemWriteEn", 0 0, v0000016d5f50a610_0;  1 drivers
v0000016d5f53cba0_0 .net "MemtoReg", 0 0, v0000016d5f509a30_0;  1 drivers
v0000016d5f53e720_0 .net "PC", 31 0, v0000016d5f537c50_0;  alias, 1 drivers
v0000016d5f53cce0_0 .net "PCPlus1", 31 0, L_0000016d5f5bf390;  1 drivers
v0000016d5f53d500_0 .net "PCsrc", 0 0, v0000016d5f537430_0;  1 drivers
v0000016d5f53e220_0 .net "RegDst", 0 0, v0000016d5f509c10_0;  1 drivers
v0000016d5f53d640_0 .net "RegWriteEn", 0 0, v0000016d5f50aa70_0;  1 drivers
v0000016d5f53cd80_0 .net "WriteRegister", 4 0, L_0000016d5f5bfbb0;  1 drivers
v0000016d5f53dbe0_0 .net *"_ivl_0", 0 0, L_0000016d5f575100;  1 drivers
L_0000016d5f575ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53e680_0 .net/2u *"_ivl_10", 4 0, L_0000016d5f575ee0;  1 drivers
L_0000016d5f5762d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53e5e0_0 .net *"_ivl_101", 15 0, L_0000016d5f5762d0;  1 drivers
v0000016d5f53d6e0_0 .net *"_ivl_102", 31 0, L_0000016d5f5befd0;  1 drivers
L_0000016d5f576318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53d460_0 .net *"_ivl_105", 25 0, L_0000016d5f576318;  1 drivers
L_0000016d5f576360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53e400_0 .net/2u *"_ivl_106", 31 0, L_0000016d5f576360;  1 drivers
v0000016d5f53e7c0_0 .net *"_ivl_108", 0 0, L_0000016d5f5bf930;  1 drivers
L_0000016d5f5763a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53c9c0_0 .net/2u *"_ivl_110", 5 0, L_0000016d5f5763a8;  1 drivers
v0000016d5f53ce20_0 .net *"_ivl_112", 0 0, L_0000016d5f5bf070;  1 drivers
v0000016d5f53dd20_0 .net *"_ivl_115", 0 0, L_0000016d5f5751e0;  1 drivers
v0000016d5f53d5a0_0 .net *"_ivl_116", 47 0, L_0000016d5f5bec10;  1 drivers
L_0000016d5f5763f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53d780_0 .net *"_ivl_119", 15 0, L_0000016d5f5763f0;  1 drivers
L_0000016d5f575f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016d5f53d820_0 .net/2u *"_ivl_12", 5 0, L_0000016d5f575f28;  1 drivers
v0000016d5f53d8c0_0 .net *"_ivl_120", 47 0, L_0000016d5f5bea30;  1 drivers
L_0000016d5f576438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53d320_0 .net *"_ivl_123", 15 0, L_0000016d5f576438;  1 drivers
v0000016d5f53daa0_0 .net *"_ivl_125", 0 0, L_0000016d5f5bf750;  1 drivers
v0000016d5f53dfa0_0 .net *"_ivl_126", 31 0, L_0000016d5f5be850;  1 drivers
v0000016d5f53d3c0_0 .net *"_ivl_128", 47 0, L_0000016d5f5bf570;  1 drivers
v0000016d5f53d960_0 .net *"_ivl_130", 47 0, L_0000016d5f5bfa70;  1 drivers
v0000016d5f53db40_0 .net *"_ivl_132", 47 0, L_0000016d5f5bf9d0;  1 drivers
v0000016d5f53dc80_0 .net *"_ivl_134", 47 0, L_0000016d5f5be030;  1 drivers
v0000016d5f53da00_0 .net *"_ivl_14", 0 0, L_0000016d5f573a10;  1 drivers
v0000016d5f53cec0_0 .net *"_ivl_140", 0 0, L_0000016d5f575250;  1 drivers
L_0000016d5f5764c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53e0e0_0 .net/2u *"_ivl_142", 31 0, L_0000016d5f5764c8;  1 drivers
L_0000016d5f5765a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000016d5f53ddc0_0 .net/2u *"_ivl_146", 5 0, L_0000016d5f5765a0;  1 drivers
v0000016d5f53cf60_0 .net *"_ivl_148", 0 0, L_0000016d5f5be710;  1 drivers
L_0000016d5f5765e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000016d5f53de60_0 .net/2u *"_ivl_150", 5 0, L_0000016d5f5765e8;  1 drivers
v0000016d5f53e540_0 .net *"_ivl_152", 0 0, L_0000016d5f5be5d0;  1 drivers
v0000016d5f53df00_0 .net *"_ivl_155", 0 0, L_0000016d5f575db0;  1 drivers
L_0000016d5f576630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000016d5f53e040_0 .net/2u *"_ivl_156", 5 0, L_0000016d5f576630;  1 drivers
v0000016d5f53e180_0 .net *"_ivl_158", 0 0, L_0000016d5f5bfc50;  1 drivers
L_0000016d5f575f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000016d5f53e360_0 .net/2u *"_ivl_16", 4 0, L_0000016d5f575f70;  1 drivers
v0000016d5f53e4a0_0 .net *"_ivl_161", 0 0, L_0000016d5f575640;  1 drivers
L_0000016d5f576678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53cb00_0 .net/2u *"_ivl_162", 15 0, L_0000016d5f576678;  1 drivers
v0000016d5f53cc40_0 .net *"_ivl_164", 31 0, L_0000016d5f5bfcf0;  1 drivers
v0000016d5f53d000_0 .net *"_ivl_167", 0 0, L_0000016d5f5beb70;  1 drivers
v0000016d5f53d0a0_0 .net *"_ivl_168", 15 0, L_0000016d5f5be670;  1 drivers
v0000016d5f53d140_0 .net *"_ivl_170", 31 0, L_0000016d5f5bf110;  1 drivers
v0000016d5f53d1e0_0 .net *"_ivl_174", 31 0, L_0000016d5f5bf4d0;  1 drivers
L_0000016d5f5766c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f53d280_0 .net *"_ivl_177", 25 0, L_0000016d5f5766c0;  1 drivers
L_0000016d5f576708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f570c40_0 .net/2u *"_ivl_178", 31 0, L_0000016d5f576708;  1 drivers
v0000016d5f571fa0_0 .net *"_ivl_180", 0 0, L_0000016d5f5bfd90;  1 drivers
L_0000016d5f576750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f570d80_0 .net/2u *"_ivl_182", 5 0, L_0000016d5f576750;  1 drivers
v0000016d5f570f60_0 .net *"_ivl_184", 0 0, L_0000016d5f5bf250;  1 drivers
L_0000016d5f576798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016d5f570e20_0 .net/2u *"_ivl_186", 5 0, L_0000016d5f576798;  1 drivers
v0000016d5f570b00_0 .net *"_ivl_188", 0 0, L_0000016d5f5d4880;  1 drivers
v0000016d5f570ec0_0 .net *"_ivl_19", 4 0, L_0000016d5f573ab0;  1 drivers
v0000016d5f571820_0 .net *"_ivl_191", 0 0, L_0000016d5f574fb0;  1 drivers
v0000016d5f571000_0 .net *"_ivl_193", 0 0, L_0000016d5f574ed0;  1 drivers
L_0000016d5f5767e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016d5f572540_0 .net/2u *"_ivl_194", 5 0, L_0000016d5f5767e0;  1 drivers
v0000016d5f5707e0_0 .net *"_ivl_196", 0 0, L_0000016d5f5d4600;  1 drivers
L_0000016d5f576828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016d5f5722c0_0 .net/2u *"_ivl_198", 31 0, L_0000016d5f576828;  1 drivers
L_0000016d5f575e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f570ba0_0 .net/2u *"_ivl_2", 5 0, L_0000016d5f575e98;  1 drivers
v0000016d5f5718c0_0 .net *"_ivl_20", 4 0, L_0000016d5f572e30;  1 drivers
v0000016d5f5720e0_0 .net *"_ivl_200", 31 0, L_0000016d5f5d44c0;  1 drivers
v0000016d5f571960_0 .net *"_ivl_204", 31 0, L_0000016d5f5d4560;  1 drivers
L_0000016d5f576870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f570ce0_0 .net *"_ivl_207", 25 0, L_0000016d5f576870;  1 drivers
L_0000016d5f5768b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f571320_0 .net/2u *"_ivl_208", 31 0, L_0000016d5f5768b8;  1 drivers
v0000016d5f570880_0 .net *"_ivl_210", 0 0, L_0000016d5f5d5b40;  1 drivers
L_0000016d5f576900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f571f00_0 .net/2u *"_ivl_212", 5 0, L_0000016d5f576900;  1 drivers
v0000016d5f571640_0 .net *"_ivl_214", 0 0, L_0000016d5f5d46a0;  1 drivers
L_0000016d5f576948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016d5f571be0_0 .net/2u *"_ivl_216", 5 0, L_0000016d5f576948;  1 drivers
v0000016d5f572360_0 .net *"_ivl_218", 0 0, L_0000016d5f5d5960;  1 drivers
v0000016d5f5710a0_0 .net *"_ivl_221", 0 0, L_0000016d5f575090;  1 drivers
v0000016d5f5724a0_0 .net *"_ivl_223", 0 0, L_0000016d5f575bf0;  1 drivers
L_0000016d5f576990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016d5f571500_0 .net/2u *"_ivl_224", 5 0, L_0000016d5f576990;  1 drivers
v0000016d5f571140_0 .net *"_ivl_226", 0 0, L_0000016d5f5d4ec0;  1 drivers
v0000016d5f570920_0 .net *"_ivl_228", 31 0, L_0000016d5f5d5780;  1 drivers
v0000016d5f570740_0 .net *"_ivl_24", 0 0, L_0000016d5f575d40;  1 drivers
L_0000016d5f575fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016d5f5711e0_0 .net/2u *"_ivl_26", 4 0, L_0000016d5f575fb8;  1 drivers
v0000016d5f572400_0 .net *"_ivl_29", 4 0, L_0000016d5f572ed0;  1 drivers
v0000016d5f5709c0_0 .net *"_ivl_32", 0 0, L_0000016d5f575020;  1 drivers
L_0000016d5f576000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016d5f571780_0 .net/2u *"_ivl_34", 4 0, L_0000016d5f576000;  1 drivers
v0000016d5f572040_0 .net *"_ivl_37", 4 0, L_0000016d5f572cf0;  1 drivers
v0000016d5f5706a0_0 .net *"_ivl_40", 0 0, L_0000016d5f575790;  1 drivers
L_0000016d5f576048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f5715a0_0 .net/2u *"_ivl_42", 15 0, L_0000016d5f576048;  1 drivers
v0000016d5f5716e0_0 .net *"_ivl_45", 15 0, L_0000016d5f5bdf90;  1 drivers
v0000016d5f571280_0 .net *"_ivl_48", 0 0, L_0000016d5f575a30;  1 drivers
v0000016d5f572180_0 .net *"_ivl_5", 5 0, L_0000016d5f573830;  1 drivers
L_0000016d5f576090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f572220_0 .net/2u *"_ivl_50", 36 0, L_0000016d5f576090;  1 drivers
L_0000016d5f5760d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f570a60_0 .net/2u *"_ivl_52", 31 0, L_0000016d5f5760d8;  1 drivers
v0000016d5f5713c0_0 .net *"_ivl_55", 4 0, L_0000016d5f5bee90;  1 drivers
v0000016d5f571460_0 .net *"_ivl_56", 36 0, L_0000016d5f5bf610;  1 drivers
v0000016d5f571c80_0 .net *"_ivl_58", 36 0, L_0000016d5f5be0d0;  1 drivers
v0000016d5f571a00_0 .net *"_ivl_62", 0 0, L_0000016d5f575aa0;  1 drivers
L_0000016d5f576120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f571d20_0 .net/2u *"_ivl_64", 5 0, L_0000016d5f576120;  1 drivers
v0000016d5f571aa0_0 .net *"_ivl_67", 5 0, L_0000016d5f5bf2f0;  1 drivers
v0000016d5f571b40_0 .net *"_ivl_70", 0 0, L_0000016d5f575b10;  1 drivers
L_0000016d5f576168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f571dc0_0 .net/2u *"_ivl_72", 57 0, L_0000016d5f576168;  1 drivers
L_0000016d5f5761b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f571e60_0 .net/2u *"_ivl_74", 31 0, L_0000016d5f5761b0;  1 drivers
v0000016d5f573dd0_0 .net *"_ivl_77", 25 0, L_0000016d5f5bf7f0;  1 drivers
v0000016d5f573150_0 .net *"_ivl_78", 57 0, L_0000016d5f5bf890;  1 drivers
v0000016d5f5727f0_0 .net *"_ivl_8", 0 0, L_0000016d5f575170;  1 drivers
v0000016d5f5742d0_0 .net *"_ivl_80", 57 0, L_0000016d5f5be490;  1 drivers
L_0000016d5f5761f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016d5f574410_0 .net/2u *"_ivl_84", 31 0, L_0000016d5f5761f8;  1 drivers
L_0000016d5f576240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016d5f5736f0_0 .net/2u *"_ivl_88", 5 0, L_0000016d5f576240;  1 drivers
v0000016d5f5738d0_0 .net *"_ivl_90", 0 0, L_0000016d5f5be210;  1 drivers
L_0000016d5f576288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016d5f573010_0 .net/2u *"_ivl_92", 5 0, L_0000016d5f576288;  1 drivers
v0000016d5f573290_0 .net *"_ivl_94", 0 0, L_0000016d5f5be990;  1 drivers
v0000016d5f573f10_0 .net *"_ivl_97", 0 0, L_0000016d5f575480;  1 drivers
v0000016d5f5729d0_0 .net *"_ivl_98", 47 0, L_0000016d5f5bed50;  1 drivers
v0000016d5f572d90_0 .net "adderResult", 31 0, L_0000016d5f5bfb10;  1 drivers
v0000016d5f573b50_0 .net "address", 31 0, L_0000016d5f5be350;  1 drivers
v0000016d5f572930_0 .net "clk", 0 0, L_0000016d5f575b80;  alias, 1 drivers
v0000016d5f573bf0_0 .var "cycles_consumed", 31 0;
v0000016d5f572f70_0 .net "extImm", 31 0, L_0000016d5f5bf1b0;  1 drivers
v0000016d5f5733d0_0 .net "funct", 5 0, L_0000016d5f5be2b0;  1 drivers
v0000016d5f573650_0 .net "hlt", 0 0, v0000016d5f509b70_0;  1 drivers
v0000016d5f5744b0_0 .net "imm", 15 0, L_0000016d5f5becb0;  1 drivers
v0000016d5f573c90_0 .net "immediate", 31 0, L_0000016d5f5d4740;  1 drivers
v0000016d5f572a70_0 .net "input_clk", 0 0, v0000016d5f574550_0;  1 drivers
v0000016d5f573330_0 .net "instruction", 31 0, L_0000016d5f5be530;  1 drivers
v0000016d5f573d30_0 .net "memoryReadData", 31 0, v0000016d5f537610_0;  1 drivers
v0000016d5f573e70_0 .net "nextPC", 31 0, L_0000016d5f5bf6b0;  1 drivers
v0000016d5f5730b0_0 .net "opcode", 5 0, L_0000016d5f573970;  1 drivers
v0000016d5f5740f0_0 .net "rd", 4 0, L_0000016d5f574370;  1 drivers
v0000016d5f5731f0_0 .net "readData1", 31 0, L_0000016d5f574f40;  1 drivers
v0000016d5f572b10_0 .net "readData1_w", 31 0, L_0000016d5f5d4920;  1 drivers
v0000016d5f573470_0 .net "readData2", 31 0, L_0000016d5f5759c0;  1 drivers
v0000016d5f574190_0 .net "rs", 4 0, L_0000016d5f574050;  1 drivers
v0000016d5f5726b0_0 .net "rst", 0 0, v0000016d5f572c50_0;  1 drivers
v0000016d5f573fb0_0 .net "rt", 4 0, L_0000016d5f5bdef0;  1 drivers
v0000016d5f572bb0_0 .net "shamt", 31 0, L_0000016d5f5be7b0;  1 drivers
v0000016d5f572750_0 .net "wire_instruction", 31 0, L_0000016d5f5754f0;  1 drivers
v0000016d5f572890_0 .net "writeData", 31 0, L_0000016d5f5d41a0;  1 drivers
v0000016d5f574230_0 .net "zero", 0 0, L_0000016d5f5d4ce0;  1 drivers
L_0000016d5f573830 .part L_0000016d5f5be530, 26, 6;
L_0000016d5f573970 .functor MUXZ 6, L_0000016d5f573830, L_0000016d5f575e98, L_0000016d5f575100, C4<>;
L_0000016d5f573a10 .cmp/eq 6, L_0000016d5f573970, L_0000016d5f575f28;
L_0000016d5f573ab0 .part L_0000016d5f5be530, 11, 5;
L_0000016d5f572e30 .functor MUXZ 5, L_0000016d5f573ab0, L_0000016d5f575f70, L_0000016d5f573a10, C4<>;
L_0000016d5f574370 .functor MUXZ 5, L_0000016d5f572e30, L_0000016d5f575ee0, L_0000016d5f575170, C4<>;
L_0000016d5f572ed0 .part L_0000016d5f5be530, 21, 5;
L_0000016d5f574050 .functor MUXZ 5, L_0000016d5f572ed0, L_0000016d5f575fb8, L_0000016d5f575d40, C4<>;
L_0000016d5f572cf0 .part L_0000016d5f5be530, 16, 5;
L_0000016d5f5bdef0 .functor MUXZ 5, L_0000016d5f572cf0, L_0000016d5f576000, L_0000016d5f575020, C4<>;
L_0000016d5f5bdf90 .part L_0000016d5f5be530, 0, 16;
L_0000016d5f5becb0 .functor MUXZ 16, L_0000016d5f5bdf90, L_0000016d5f576048, L_0000016d5f575790, C4<>;
L_0000016d5f5bee90 .part L_0000016d5f5be530, 6, 5;
L_0000016d5f5bf610 .concat [ 5 32 0 0], L_0000016d5f5bee90, L_0000016d5f5760d8;
L_0000016d5f5be0d0 .functor MUXZ 37, L_0000016d5f5bf610, L_0000016d5f576090, L_0000016d5f575a30, C4<>;
L_0000016d5f5be7b0 .part L_0000016d5f5be0d0, 0, 32;
L_0000016d5f5bf2f0 .part L_0000016d5f5be530, 0, 6;
L_0000016d5f5be2b0 .functor MUXZ 6, L_0000016d5f5bf2f0, L_0000016d5f576120, L_0000016d5f575aa0, C4<>;
L_0000016d5f5bf7f0 .part L_0000016d5f5be530, 0, 26;
L_0000016d5f5bf890 .concat [ 26 32 0 0], L_0000016d5f5bf7f0, L_0000016d5f5761b0;
L_0000016d5f5be490 .functor MUXZ 58, L_0000016d5f5bf890, L_0000016d5f576168, L_0000016d5f575b10, C4<>;
L_0000016d5f5be350 .part L_0000016d5f5be490, 0, 32;
L_0000016d5f5bf390 .arith/sum 32, v0000016d5f537c50_0, L_0000016d5f5761f8;
L_0000016d5f5be210 .cmp/eq 6, L_0000016d5f573970, L_0000016d5f576240;
L_0000016d5f5be990 .cmp/eq 6, L_0000016d5f573970, L_0000016d5f576288;
L_0000016d5f5bed50 .concat [ 32 16 0 0], L_0000016d5f5be350, L_0000016d5f5762d0;
L_0000016d5f5befd0 .concat [ 6 26 0 0], L_0000016d5f573970, L_0000016d5f576318;
L_0000016d5f5bf930 .cmp/eq 32, L_0000016d5f5befd0, L_0000016d5f576360;
L_0000016d5f5bf070 .cmp/eq 6, L_0000016d5f5be2b0, L_0000016d5f5763a8;
L_0000016d5f5bec10 .concat [ 32 16 0 0], L_0000016d5f574f40, L_0000016d5f5763f0;
L_0000016d5f5bea30 .concat [ 32 16 0 0], v0000016d5f537c50_0, L_0000016d5f576438;
L_0000016d5f5bf750 .part L_0000016d5f5becb0, 15, 1;
LS_0000016d5f5be850_0_0 .concat [ 1 1 1 1], L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750;
LS_0000016d5f5be850_0_4 .concat [ 1 1 1 1], L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750;
LS_0000016d5f5be850_0_8 .concat [ 1 1 1 1], L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750;
LS_0000016d5f5be850_0_12 .concat [ 1 1 1 1], L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750;
LS_0000016d5f5be850_0_16 .concat [ 1 1 1 1], L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750;
LS_0000016d5f5be850_0_20 .concat [ 1 1 1 1], L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750;
LS_0000016d5f5be850_0_24 .concat [ 1 1 1 1], L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750;
LS_0000016d5f5be850_0_28 .concat [ 1 1 1 1], L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750, L_0000016d5f5bf750;
LS_0000016d5f5be850_1_0 .concat [ 4 4 4 4], LS_0000016d5f5be850_0_0, LS_0000016d5f5be850_0_4, LS_0000016d5f5be850_0_8, LS_0000016d5f5be850_0_12;
LS_0000016d5f5be850_1_4 .concat [ 4 4 4 4], LS_0000016d5f5be850_0_16, LS_0000016d5f5be850_0_20, LS_0000016d5f5be850_0_24, LS_0000016d5f5be850_0_28;
L_0000016d5f5be850 .concat [ 16 16 0 0], LS_0000016d5f5be850_1_0, LS_0000016d5f5be850_1_4;
L_0000016d5f5bf570 .concat [ 16 32 0 0], L_0000016d5f5becb0, L_0000016d5f5be850;
L_0000016d5f5bfa70 .arith/sum 48, L_0000016d5f5bea30, L_0000016d5f5bf570;
L_0000016d5f5bf9d0 .functor MUXZ 48, L_0000016d5f5bfa70, L_0000016d5f5bec10, L_0000016d5f5751e0, C4<>;
L_0000016d5f5be030 .functor MUXZ 48, L_0000016d5f5bf9d0, L_0000016d5f5bed50, L_0000016d5f575480, C4<>;
L_0000016d5f5bfb10 .part L_0000016d5f5be030, 0, 32;
L_0000016d5f5bf6b0 .functor MUXZ 32, L_0000016d5f5bf390, L_0000016d5f5bfb10, v0000016d5f537430_0, C4<>;
L_0000016d5f5be530 .functor MUXZ 32, L_0000016d5f5754f0, L_0000016d5f5764c8, L_0000016d5f575250, C4<>;
L_0000016d5f5be710 .cmp/eq 6, L_0000016d5f573970, L_0000016d5f5765a0;
L_0000016d5f5be5d0 .cmp/eq 6, L_0000016d5f573970, L_0000016d5f5765e8;
L_0000016d5f5bfc50 .cmp/eq 6, L_0000016d5f573970, L_0000016d5f576630;
L_0000016d5f5bfcf0 .concat [ 16 16 0 0], L_0000016d5f5becb0, L_0000016d5f576678;
L_0000016d5f5beb70 .part L_0000016d5f5becb0, 15, 1;
LS_0000016d5f5be670_0_0 .concat [ 1 1 1 1], L_0000016d5f5beb70, L_0000016d5f5beb70, L_0000016d5f5beb70, L_0000016d5f5beb70;
LS_0000016d5f5be670_0_4 .concat [ 1 1 1 1], L_0000016d5f5beb70, L_0000016d5f5beb70, L_0000016d5f5beb70, L_0000016d5f5beb70;
LS_0000016d5f5be670_0_8 .concat [ 1 1 1 1], L_0000016d5f5beb70, L_0000016d5f5beb70, L_0000016d5f5beb70, L_0000016d5f5beb70;
LS_0000016d5f5be670_0_12 .concat [ 1 1 1 1], L_0000016d5f5beb70, L_0000016d5f5beb70, L_0000016d5f5beb70, L_0000016d5f5beb70;
L_0000016d5f5be670 .concat [ 4 4 4 4], LS_0000016d5f5be670_0_0, LS_0000016d5f5be670_0_4, LS_0000016d5f5be670_0_8, LS_0000016d5f5be670_0_12;
L_0000016d5f5bf110 .concat [ 16 16 0 0], L_0000016d5f5becb0, L_0000016d5f5be670;
L_0000016d5f5bf1b0 .functor MUXZ 32, L_0000016d5f5bf110, L_0000016d5f5bfcf0, L_0000016d5f575640, C4<>;
L_0000016d5f5bf4d0 .concat [ 6 26 0 0], L_0000016d5f573970, L_0000016d5f5766c0;
L_0000016d5f5bfd90 .cmp/eq 32, L_0000016d5f5bf4d0, L_0000016d5f576708;
L_0000016d5f5bf250 .cmp/eq 6, L_0000016d5f5be2b0, L_0000016d5f576750;
L_0000016d5f5d4880 .cmp/eq 6, L_0000016d5f5be2b0, L_0000016d5f576798;
L_0000016d5f5d4600 .cmp/eq 6, L_0000016d5f573970, L_0000016d5f5767e0;
L_0000016d5f5d44c0 .functor MUXZ 32, L_0000016d5f5bf1b0, L_0000016d5f576828, L_0000016d5f5d4600, C4<>;
L_0000016d5f5d4740 .functor MUXZ 32, L_0000016d5f5d44c0, L_0000016d5f5be7b0, L_0000016d5f574ed0, C4<>;
L_0000016d5f5d4560 .concat [ 6 26 0 0], L_0000016d5f573970, L_0000016d5f576870;
L_0000016d5f5d5b40 .cmp/eq 32, L_0000016d5f5d4560, L_0000016d5f5768b8;
L_0000016d5f5d46a0 .cmp/eq 6, L_0000016d5f5be2b0, L_0000016d5f576900;
L_0000016d5f5d5960 .cmp/eq 6, L_0000016d5f5be2b0, L_0000016d5f576948;
L_0000016d5f5d4ec0 .cmp/eq 6, L_0000016d5f573970, L_0000016d5f576990;
L_0000016d5f5d5780 .functor MUXZ 32, L_0000016d5f574f40, v0000016d5f537c50_0, L_0000016d5f5d4ec0, C4<>;
L_0000016d5f5d4920 .functor MUXZ 32, L_0000016d5f5d5780, L_0000016d5f5759c0, L_0000016d5f575bf0, C4<>;
S_0000016d5f4a5ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000016d5f4f7320 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016d5f5752c0 .functor NOT 1, v0000016d5f50a9d0_0, C4<0>, C4<0>, C4<0>;
v0000016d5f509530_0 .net *"_ivl_0", 0 0, L_0000016d5f5752c0;  1 drivers
v0000016d5f509670_0 .net "in1", 31 0, L_0000016d5f5759c0;  alias, 1 drivers
v0000016d5f509990_0 .net "in2", 31 0, L_0000016d5f5d4740;  alias, 1 drivers
v0000016d5f5097b0_0 .net "out", 31 0, L_0000016d5f5d42e0;  alias, 1 drivers
v0000016d5f509cb0_0 .net "s", 0 0, v0000016d5f50a9d0_0;  alias, 1 drivers
L_0000016d5f5d42e0 .functor MUXZ 32, L_0000016d5f5d4740, L_0000016d5f5759c0, L_0000016d5f5752c0, C4<>;
S_0000016d5f4369c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000016d5f5352d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000016d5f535308 .param/l "add" 0 4 5, C4<100000>;
P_0000016d5f535340 .param/l "addi" 0 4 8, C4<001000>;
P_0000016d5f535378 .param/l "addu" 0 4 5, C4<100001>;
P_0000016d5f5353b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000016d5f5353e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000016d5f535420 .param/l "beq" 0 4 10, C4<000100>;
P_0000016d5f535458 .param/l "bne" 0 4 10, C4<000101>;
P_0000016d5f535490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016d5f5354c8 .param/l "j" 0 4 12, C4<000010>;
P_0000016d5f535500 .param/l "jal" 0 4 12, C4<000011>;
P_0000016d5f535538 .param/l "jr" 0 4 6, C4<001000>;
P_0000016d5f535570 .param/l "lw" 0 4 8, C4<100011>;
P_0000016d5f5355a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016d5f5355e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000016d5f535618 .param/l "ori" 0 4 8, C4<001101>;
P_0000016d5f535650 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016d5f535688 .param/l "sll" 0 4 6, C4<000000>;
P_0000016d5f5356c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000016d5f5356f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000016d5f535730 .param/l "srl" 0 4 6, C4<000010>;
P_0000016d5f535768 .param/l "sub" 0 4 5, C4<100010>;
P_0000016d5f5357a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000016d5f5357d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000016d5f535810 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016d5f535848 .param/l "xori" 0 4 8, C4<001110>;
v0000016d5f50a250_0 .var "ALUOp", 3 0;
v0000016d5f50a9d0_0 .var "ALUSrc", 0 0;
v0000016d5f509d50_0 .var "MemReadEn", 0 0;
v0000016d5f50a610_0 .var "MemWriteEn", 0 0;
v0000016d5f509a30_0 .var "MemtoReg", 0 0;
v0000016d5f509c10_0 .var "RegDst", 0 0;
v0000016d5f50aa70_0 .var "RegWriteEn", 0 0;
v0000016d5f50ab10_0 .net "funct", 5 0, L_0000016d5f5be2b0;  alias, 1 drivers
v0000016d5f509b70_0 .var "hlt", 0 0;
v0000016d5f509850_0 .net "opcode", 5 0, L_0000016d5f573970;  alias, 1 drivers
v0000016d5f509df0_0 .net "rst", 0 0, v0000016d5f572c50_0;  alias, 1 drivers
E_0000016d5f4f7820 .event anyedge, v0000016d5f509df0_0, v0000016d5f509850_0, v0000016d5f50ab10_0;
S_0000016d5f436b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000016d5f4f7f60 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000016d5f5754f0 .functor BUFZ 32, L_0000016d5f5be170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016d5f509e90_0 .net "Data_Out", 31 0, L_0000016d5f5754f0;  alias, 1 drivers
v0000016d5f50a4d0 .array "InstMem", 0 1023, 31 0;
v0000016d5f50abb0_0 .net *"_ivl_0", 31 0, L_0000016d5f5be170;  1 drivers
v0000016d5f50a070_0 .net *"_ivl_3", 9 0, L_0000016d5f5bead0;  1 drivers
v0000016d5f50a110_0 .net *"_ivl_4", 11 0, L_0000016d5f5bedf0;  1 drivers
L_0000016d5f576480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d5f50a2f0_0 .net *"_ivl_7", 1 0, L_0000016d5f576480;  1 drivers
v0000016d5f50a390_0 .net "addr", 31 0, v0000016d5f537c50_0;  alias, 1 drivers
v0000016d5f50a430_0 .var/i "i", 31 0;
L_0000016d5f5be170 .array/port v0000016d5f50a4d0, L_0000016d5f5bedf0;
L_0000016d5f5bead0 .part v0000016d5f537c50_0, 0, 10;
L_0000016d5f5bedf0 .concat [ 10 2 0 0], L_0000016d5f5bead0, L_0000016d5f576480;
S_0000016d5f4a5400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000016d5f574f40 .functor BUFZ 32, L_0000016d5f5bef30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016d5f5759c0 .functor BUFZ 32, L_0000016d5f5bf430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016d5f50aed0_0 .net *"_ivl_0", 31 0, L_0000016d5f5bef30;  1 drivers
v0000016d5f5090d0_0 .net *"_ivl_10", 6 0, L_0000016d5f5be3f0;  1 drivers
L_0000016d5f576558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d5f4e6100_0 .net *"_ivl_13", 1 0, L_0000016d5f576558;  1 drivers
v0000016d5f4e5020_0 .net *"_ivl_2", 6 0, L_0000016d5f5be8f0;  1 drivers
L_0000016d5f576510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d5f537390_0 .net *"_ivl_5", 1 0, L_0000016d5f576510;  1 drivers
v0000016d5f537890_0 .net *"_ivl_8", 31 0, L_0000016d5f5bf430;  1 drivers
v0000016d5f5372f0_0 .net "clk", 0 0, L_0000016d5f575b80;  alias, 1 drivers
v0000016d5f5386f0_0 .var/i "i", 31 0;
v0000016d5f5385b0_0 .net "readData1", 31 0, L_0000016d5f574f40;  alias, 1 drivers
v0000016d5f5380b0_0 .net "readData2", 31 0, L_0000016d5f5759c0;  alias, 1 drivers
v0000016d5f538790_0 .net "readRegister1", 4 0, L_0000016d5f574050;  alias, 1 drivers
v0000016d5f537110_0 .net "readRegister2", 4 0, L_0000016d5f5bdef0;  alias, 1 drivers
v0000016d5f538650 .array "registers", 31 0, 31 0;
v0000016d5f537070_0 .net "rst", 0 0, v0000016d5f572c50_0;  alias, 1 drivers
v0000016d5f537930_0 .net "we", 0 0, v0000016d5f50aa70_0;  alias, 1 drivers
v0000016d5f5379d0_0 .net "writeData", 31 0, L_0000016d5f5d41a0;  alias, 1 drivers
v0000016d5f538150_0 .net "writeRegister", 4 0, L_0000016d5f5bfbb0;  alias, 1 drivers
E_0000016d5f4f72a0/0 .event negedge, v0000016d5f509df0_0;
E_0000016d5f4f72a0/1 .event posedge, v0000016d5f5372f0_0;
E_0000016d5f4f72a0 .event/or E_0000016d5f4f72a0/0, E_0000016d5f4f72a0/1;
L_0000016d5f5bef30 .array/port v0000016d5f538650, L_0000016d5f5be8f0;
L_0000016d5f5be8f0 .concat [ 5 2 0 0], L_0000016d5f574050, L_0000016d5f576510;
L_0000016d5f5bf430 .array/port v0000016d5f538650, L_0000016d5f5be3f0;
L_0000016d5f5be3f0 .concat [ 5 2 0 0], L_0000016d5f5bdef0, L_0000016d5f576558;
S_0000016d5f4a5590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000016d5f4a5400;
 .timescale 0 0;
v0000016d5f50ac50_0 .var/i "i", 31 0;
S_0000016d5f48f7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000016d5f4f79a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000016d5f5755d0 .functor NOT 1, v0000016d5f509c10_0, C4<0>, C4<0>, C4<0>;
v0000016d5f538290_0 .net *"_ivl_0", 0 0, L_0000016d5f5755d0;  1 drivers
v0000016d5f538330_0 .net "in1", 4 0, L_0000016d5f5bdef0;  alias, 1 drivers
v0000016d5f536b70_0 .net "in2", 4 0, L_0000016d5f574370;  alias, 1 drivers
v0000016d5f5376b0_0 .net "out", 4 0, L_0000016d5f5bfbb0;  alias, 1 drivers
v0000016d5f537d90_0 .net "s", 0 0, v0000016d5f509c10_0;  alias, 1 drivers
L_0000016d5f5bfbb0 .functor MUXZ 5, L_0000016d5f574370, L_0000016d5f5bdef0, L_0000016d5f5755d0, C4<>;
S_0000016d5f48f930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000016d5f4f7420 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016d5f575800 .functor NOT 1, v0000016d5f509a30_0, C4<0>, C4<0>, C4<0>;
v0000016d5f538010_0 .net *"_ivl_0", 0 0, L_0000016d5f575800;  1 drivers
v0000016d5f537a70_0 .net "in1", 31 0, v0000016d5f536a30_0;  alias, 1 drivers
v0000016d5f536c10_0 .net "in2", 31 0, v0000016d5f537610_0;  alias, 1 drivers
v0000016d5f5368f0_0 .net "out", 31 0, L_0000016d5f5d41a0;  alias, 1 drivers
v0000016d5f537ed0_0 .net "s", 0 0, v0000016d5f509a30_0;  alias, 1 drivers
L_0000016d5f5d41a0 .functor MUXZ 32, v0000016d5f537610_0, v0000016d5f536a30_0, L_0000016d5f575800, C4<>;
S_0000016d5f4d6240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000016d5f4d63d0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000016d5f4d6408 .param/l "AND" 0 9 12, C4<0010>;
P_0000016d5f4d6440 .param/l "NOR" 0 9 12, C4<0101>;
P_0000016d5f4d6478 .param/l "OR" 0 9 12, C4<0011>;
P_0000016d5f4d64b0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000016d5f4d64e8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000016d5f4d6520 .param/l "SLT" 0 9 12, C4<0110>;
P_0000016d5f4d6558 .param/l "SRL" 0 9 12, C4<1001>;
P_0000016d5f4d6590 .param/l "SUB" 0 9 12, C4<0001>;
P_0000016d5f4d65c8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000016d5f4d6600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000016d5f4d6638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000016d5f5769d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016d5f5383d0_0 .net/2u *"_ivl_0", 31 0, L_0000016d5f5769d8;  1 drivers
v0000016d5f536cb0_0 .net "opSel", 3 0, v0000016d5f50a250_0;  alias, 1 drivers
v0000016d5f537750_0 .net "operand1", 31 0, L_0000016d5f5d4920;  alias, 1 drivers
v0000016d5f538510_0 .net "operand2", 31 0, L_0000016d5f5d42e0;  alias, 1 drivers
v0000016d5f536a30_0 .var "result", 31 0;
v0000016d5f537e30_0 .net "zero", 0 0, L_0000016d5f5d4ce0;  alias, 1 drivers
E_0000016d5f4f74a0 .event anyedge, v0000016d5f50a250_0, v0000016d5f537750_0, v0000016d5f5097b0_0;
L_0000016d5f5d4ce0 .cmp/eq 32, v0000016d5f536a30_0, L_0000016d5f5769d8;
S_0000016d5f4bd8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000016d5f570090 .param/l "RType" 0 4 2, C4<000000>;
P_0000016d5f5700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000016d5f570100 .param/l "addi" 0 4 8, C4<001000>;
P_0000016d5f570138 .param/l "addu" 0 4 5, C4<100001>;
P_0000016d5f570170 .param/l "and_" 0 4 5, C4<100100>;
P_0000016d5f5701a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000016d5f5701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000016d5f570218 .param/l "bne" 0 4 10, C4<000101>;
P_0000016d5f570250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016d5f570288 .param/l "j" 0 4 12, C4<000010>;
P_0000016d5f5702c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000016d5f5702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000016d5f570330 .param/l "lw" 0 4 8, C4<100011>;
P_0000016d5f570368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016d5f5703a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000016d5f5703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000016d5f570410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016d5f570448 .param/l "sll" 0 4 6, C4<000000>;
P_0000016d5f570480 .param/l "slt" 0 4 5, C4<101010>;
P_0000016d5f5704b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000016d5f5704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000016d5f570528 .param/l "sub" 0 4 5, C4<100010>;
P_0000016d5f570560 .param/l "subu" 0 4 5, C4<100011>;
P_0000016d5f570598 .param/l "sw" 0 4 8, C4<101011>;
P_0000016d5f5705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016d5f570608 .param/l "xori" 0 4 8, C4<001110>;
v0000016d5f537430_0 .var "PCsrc", 0 0;
v0000016d5f537f70_0 .net "funct", 5 0, L_0000016d5f5be2b0;  alias, 1 drivers
v0000016d5f538470_0 .net "opcode", 5 0, L_0000016d5f573970;  alias, 1 drivers
v0000016d5f5371b0_0 .net "operand1", 31 0, L_0000016d5f574f40;  alias, 1 drivers
v0000016d5f537b10_0 .net "operand2", 31 0, L_0000016d5f5d42e0;  alias, 1 drivers
v0000016d5f536990_0 .net "rst", 0 0, v0000016d5f572c50_0;  alias, 1 drivers
E_0000016d5f4f74e0/0 .event anyedge, v0000016d5f509df0_0, v0000016d5f509850_0, v0000016d5f5385b0_0, v0000016d5f5097b0_0;
E_0000016d5f4f74e0/1 .event anyedge, v0000016d5f50ab10_0;
E_0000016d5f4f74e0 .event/or E_0000016d5f4f74e0/0, E_0000016d5f4f74e0/1;
S_0000016d5f4bda60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000016d5f536ad0 .array "DataMem", 0 1023, 31 0;
v0000016d5f5374d0_0 .net "address", 31 0, v0000016d5f536a30_0;  alias, 1 drivers
v0000016d5f536e90_0 .net "clock", 0 0, L_0000016d5f575330;  1 drivers
v0000016d5f5381f0_0 .net "data", 31 0, L_0000016d5f5759c0;  alias, 1 drivers
v0000016d5f537570_0 .var/i "i", 31 0;
v0000016d5f537610_0 .var "q", 31 0;
v0000016d5f536d50_0 .net "rden", 0 0, v0000016d5f509d50_0;  alias, 1 drivers
v0000016d5f537bb0_0 .net "wren", 0 0, v0000016d5f50a610_0;  alias, 1 drivers
E_0000016d5f4f7f20 .event posedge, v0000016d5f536e90_0;
S_0000016d5f486a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000016d5f4a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000016d5f4f70e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000016d5f536df0_0 .net "PCin", 31 0, L_0000016d5f5bf6b0;  alias, 1 drivers
v0000016d5f537c50_0 .var "PCout", 31 0;
v0000016d5f537250_0 .net "clk", 0 0, L_0000016d5f575b80;  alias, 1 drivers
v0000016d5f536f30_0 .net "rst", 0 0, v0000016d5f572c50_0;  alias, 1 drivers
    .scope S_0000016d5f4bd8d0;
T_0 ;
    %wait E_0000016d5f4f74e0;
    %load/vec4 v0000016d5f536990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d5f537430_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016d5f538470_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000016d5f5371b0_0;
    %load/vec4 v0000016d5f537b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000016d5f538470_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000016d5f5371b0_0;
    %load/vec4 v0000016d5f537b10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000016d5f538470_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000016d5f538470_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000016d5f538470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000016d5f537f70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000016d5f537430_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000016d5f486a50;
T_1 ;
    %wait E_0000016d5f4f72a0;
    %load/vec4 v0000016d5f536f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000016d5f537c50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016d5f536df0_0;
    %assign/vec4 v0000016d5f537c50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016d5f436b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d5f50a430_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000016d5f50a430_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016d5f50a430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %load/vec4 v0000016d5f50a430_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d5f50a430_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f50a4d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000016d5f4369c0;
T_3 ;
    %wait E_0000016d5f4f7820;
    %load/vec4 v0000016d5f509df0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000016d5f509b70_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d5f50aa70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d5f50a610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d5f509a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016d5f509d50_0, 0;
    %assign/vec4 v0000016d5f509c10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000016d5f509b70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000016d5f50a250_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000016d5f50a9d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016d5f50aa70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016d5f50a610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016d5f509a30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016d5f509d50_0, 0, 1;
    %store/vec4 v0000016d5f509c10_0, 0, 1;
    %load/vec4 v0000016d5f509850_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f509b70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f509c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50aa70_0, 0;
    %load/vec4 v0000016d5f50ab10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f509c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d5f509c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f509d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f509a30_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d5f50a9d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016d5f50a250_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000016d5f4a5400;
T_4 ;
    %wait E_0000016d5f4f72a0;
    %fork t_1, S_0000016d5f4a5590;
    %jmp t_0;
    .scope S_0000016d5f4a5590;
t_1 ;
    %load/vec4 v0000016d5f537070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d5f50ac50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000016d5f50ac50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016d5f50ac50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f538650, 0, 4;
    %load/vec4 v0000016d5f50ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d5f50ac50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000016d5f537930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000016d5f5379d0_0;
    %load/vec4 v0000016d5f538150_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f538650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f538650, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000016d5f4a5400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016d5f4a5400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d5f5386f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000016d5f5386f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000016d5f5386f0_0;
    %ix/getv/s 4, v0000016d5f5386f0_0;
    %load/vec4a v0000016d5f538650, 4;
    %ix/getv/s 4, v0000016d5f5386f0_0;
    %load/vec4a v0000016d5f538650, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000016d5f5386f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d5f5386f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000016d5f4d6240;
T_6 ;
    %wait E_0000016d5f4f74a0;
    %load/vec4 v0000016d5f536cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000016d5f537750_0;
    %load/vec4 v0000016d5f538510_0;
    %add;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000016d5f537750_0;
    %load/vec4 v0000016d5f538510_0;
    %sub;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000016d5f537750_0;
    %load/vec4 v0000016d5f538510_0;
    %and;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000016d5f537750_0;
    %load/vec4 v0000016d5f538510_0;
    %or;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000016d5f537750_0;
    %load/vec4 v0000016d5f538510_0;
    %xor;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000016d5f537750_0;
    %load/vec4 v0000016d5f538510_0;
    %or;
    %inv;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000016d5f537750_0;
    %load/vec4 v0000016d5f538510_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000016d5f538510_0;
    %load/vec4 v0000016d5f537750_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000016d5f537750_0;
    %ix/getv 4, v0000016d5f538510_0;
    %shiftl 4;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000016d5f537750_0;
    %ix/getv 4, v0000016d5f538510_0;
    %shiftr 4;
    %assign/vec4 v0000016d5f536a30_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000016d5f4bda60;
T_7 ;
    %wait E_0000016d5f4f7f20;
    %load/vec4 v0000016d5f536d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000016d5f5374d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000016d5f536ad0, 4;
    %assign/vec4 v0000016d5f537610_0, 0;
T_7.0 ;
    %load/vec4 v0000016d5f537bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000016d5f5381f0_0;
    %ix/getv 3, v0000016d5f5374d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f536ad0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000016d5f4bda60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d5f537570_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000016d5f537570_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016d5f537570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d5f536ad0, 0, 4;
    %load/vec4 v0000016d5f537570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d5f537570_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000016d5f4bda60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d5f537570_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000016d5f537570_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000016d5f537570_0;
    %load/vec4a v0000016d5f536ad0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000016d5f537570_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000016d5f537570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d5f537570_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000016d5f4a5d40;
T_10 ;
    %wait E_0000016d5f4f72a0;
    %load/vec4 v0000016d5f5726b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016d5f573bf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000016d5f573bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000016d5f573bf0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000016d5f4ff350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d5f574550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d5f572c50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000016d5f4ff350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000016d5f574550_0;
    %inv;
    %assign/vec4 v0000016d5f574550_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000016d5f4ff350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d5f572c50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d5f572c50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000016d5f573790_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
