

Hi this is my first verilog project# verilog
 
NAND gate
NOR  gate
NOT gate