Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed May 04 17:50:34 2016
| Host         : Dries007Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 658 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.178       -0.178                      1                 2012        0.033        0.000                      0                 2012        3.000        0.000                       0                   670  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider     {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider     {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider     {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider     {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider_1   {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider_1   {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider_1   {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk108M_ClockDivider           0.931        0.000                      0                  139        0.211        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider          48.623        0.000                      0                    3        0.274        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider           6.726        0.000                      0                  819        0.163        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider          72.059        0.000                      0                  785        0.198        0.000                      0                  785       49.500        0.000                       0                   472  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk108M_ClockDivider_1         0.933        0.000                      0                  139        0.211        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider_1        48.631        0.000                      0                    3        0.274        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider_1         6.728        0.000                      0                  819        0.163        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider_1        72.068        0.000                      0                  785        0.198        0.000                      0                  785       49.500        0.000                       0                   472  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108M_ClockDivider_1  clk108M_ClockDivider          0.931        0.000                      0                  139        0.095        0.000                      0                  139  
clk_cpu_ClockDivider    clk2cpu_ClockDivider         45.204        0.000                      0                   68        0.117        0.000                      0                   68  
clk2cpu_ClockDivider_1  clk2cpu_ClockDivider         48.623        0.000                      0                    3        0.125        0.000                      0                    3  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider         45.214        0.000                      0                   68        0.126        0.000                      0                   68  
clk_cpu_ClockDivider    clk6cpu_ClockDivider         11.457        0.000                      0                   34        0.117        0.000                      0                   34  
clk6cpu_ClockDivider_1  clk6cpu_ClockDivider          6.726        0.000                      0                  819        0.038        0.000                      0                  819  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider         11.467        0.000                      0                   34        0.127        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider         41.585        0.000                      0                    8        0.426        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider         -0.178       -0.178                      1                  397        0.195        0.000                      0                  397  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider         41.585        0.000                      0                    8        0.426        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider         -0.178       -0.178                      1                  397        0.195        0.000                      0                  397  
clk_cpu_ClockDivider_1  clk_cpu_ClockDivider         72.059        0.000                      0                  785        0.033        0.000                      0                  785  
clk108M_ClockDivider    clk108M_ClockDivider_1        0.931        0.000                      0                  139        0.095        0.000                      0                  139  
clk2cpu_ClockDivider    clk2cpu_ClockDivider_1       48.623        0.000                      0                    3        0.125        0.000                      0                    3  
clk_cpu_ClockDivider    clk2cpu_ClockDivider_1       45.204        0.000                      0                   68        0.117        0.000                      0                   68  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider_1       45.214        0.000                      0                   68        0.126        0.000                      0                   68  
clk6cpu_ClockDivider    clk6cpu_ClockDivider_1        6.726        0.000                      0                  819        0.038        0.000                      0                  819  
clk_cpu_ClockDivider    clk6cpu_ClockDivider_1       11.457        0.000                      0                   34        0.117        0.000                      0                   34  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider_1       11.467        0.000                      0                   34        0.127        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider_1       41.594        0.000                      0                    8        0.436        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider_1       -0.168       -0.168                      1                  397        0.205        0.000                      0                  397  
clk_cpu_ClockDivider    clk_cpu_ClockDivider_1       72.059        0.000                      0                  785        0.033        0.000                      0                  785  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider_1       41.594        0.000                      0                    8        0.436        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider_1       -0.168       -0.168                      1                  397        0.205        0.000                      0                  397  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 2.548ns (31.261%)  route 5.603ns (68.739%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.609    -0.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -0.021 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.168     1.147    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124     1.271 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           1.199     2.470    vga0/doutb[1]
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.594 f  vga0/g0_b2_i_5/O
                         net (fo=125, routed)         1.143     3.737    vga0/g0_b2_i_5_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.861 f  vga0/g31_b5/O
                         net (fo=1, routed)           0.000     3.861    vga0/g31_b5_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     4.078 f  vga0/vgaRed_reg[0]_i_117/O
                         net (fo=1, routed)           0.000     4.078    vga0/vgaRed_reg[0]_i_117_n_0
    SLICE_X36Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     4.172 f  vga0/vgaRed_reg[0]_i_48/O
                         net (fo=1, routed)           0.939     5.111    vga0/vgaRed_reg[0]_i_48_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.316     5.427 f  vga0/vgaRed[0]_i_19/O
                         net (fo=1, routed)           0.745     6.172    vga0/vgaRed[0]_i_19_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.296 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.000     6.296    vga0/vgaRed[0]_i_7_n_0
    SLICE_X31Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     6.541 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.409     6.950    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.298     7.248 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.248    vga0/vgaRed[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.438     7.702    vga0/clk108M
    SLICE_X31Y16         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.266    
                         clock uncertainty           -0.116     8.150    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029     8.179    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 3.494ns (47.932%)  route 3.795ns (52.068%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.078 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.078    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.300 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.712     6.012    vga0/fbOutAddr0[13]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.325     6.337 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.337    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.075     8.227    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 3.343ns (47.535%)  route 3.690ns (52.465%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     5.168 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.606     5.774    vga0/fbOutAddr0[12]
    SLICE_X28Y12         LUT3 (Prop_lut3_I2_O)        0.306     6.080 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.080    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X28Y12         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X28Y12         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.029     8.184    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 3.279ns (47.272%)  route 3.657ns (52.728%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     5.108 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.573     5.682    vga0/fbOutAddr0[11]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.302     5.984 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.984    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.031     8.183    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.246ns (49.036%)  route 3.374ns (50.964%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.455 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.317     3.773    vga0/S[0]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.476 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.476    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.810 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.555     5.364    vga0/fbOutAddr0[10]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.303     5.667 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.667    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.029     8.181    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 3.156ns (48.132%)  route 3.401ns (51.868%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.455 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.317     3.773    vga0/S[0]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.476 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.476    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.698 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.582     5.279    vga0/fbOutAddr0[9]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.325     5.604 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.604    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.075     8.227    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 2.542ns (39.333%)  route 3.921ns (60.667%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.102 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.600     3.703    vga0/fbOutAddr1_0[7]
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.303     4.006 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.006    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.358 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.819     5.176    vga0/fbOutAddr0[8]
    SLICE_X31Y11         LUT3 (Prop_lut3_I2_O)        0.334     5.510 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.510    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X31Y11         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.116     8.154    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.075     8.229    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.944    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[3]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.944    vga0/char_reg[3]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.944    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X34Y13         FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.106    -0.353    vga0/v_count_reg_n_0_[10]
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.308    vga0/vSync_i_1_n_0
    SLICE_X35Y13         FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.253    -0.610    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.091    -0.519    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.560    -0.621    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.087    -0.386    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.098    -0.288 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    vga0/h_count[10]_i_2_n_0
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.121    -0.500    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.089    -0.385    vga0/h_count_reg_n_0_[4]
    SLICE_X30Y13         LUT6 (Prop_lut6_I4_O)        0.098    -0.287 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    vga0/h_count[5]_i_1_n_0
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.120    -0.502    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.327    vga0/char[4]
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.045    -0.282 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.282    vga0/char[4]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.865    vga0/clk108M
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091    -0.533    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.753%)  route 0.187ns (53.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y15         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.187    -0.269    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.052    -0.535    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga0/char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[2]/Q
                         net (fo=1, routed)           0.173    -0.311    vga0/char[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  vga0/char[2]_i_1/O
                         net (fo=111, routed)         0.000    -0.266    vga0/char[2]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.865    vga0/clk108M
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.091    -0.533    vga0/char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.114%)  route 0.200ns (48.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X34Y15         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/v_count_reg[2]/Q
                         net (fo=14, routed)          0.200    -0.259    vga0/v_count_reg_n_0_[2]
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    vga0/v_count[5]_i_2_n_0
    SLICE_X34Y14         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X34Y14         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.120    -0.488    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga0/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.625    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga0/char_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.304    vga0/char[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  vga0/char[0]_i_1/O
                         net (fo=17, routed)          0.000    -0.259    vga0/char[0]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.866    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.091    -0.534    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.344%)  route 0.223ns (51.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.223    -0.235    vga0/h_count_reg_n_0_[5]
    SLICE_X34Y13         LUT6 (Prop_lut6_I1_O)        0.045    -0.190 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga0/hSync_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X34Y13         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.274    -0.589    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.468    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.894%)  route 0.186ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y15          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.270    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.059    -0.548    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y8      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y18     vga0/char_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y18     vga0/char_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y17     vga0/char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y18     vga0/char_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y17     vga0/char_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y17     vga0/char_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y17     vga0/char_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y17     vga0/char_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y17     vga0/char_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y15     vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y14     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y14     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y12     vga0/fbOutAddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y18     vga0/char_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y18     vga0/char_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y18     vga0/char_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y18     vga0/char_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y12     vga0/fbOutAddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y11     vga0/fbOutAddr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y11     vga0/fbOutAddr_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.623ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.092%)  route 0.678ns (53.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.678     0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.302 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.150    48.894    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.031    48.925    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.925    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 48.623    

Slack (MET) :             48.733ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.712ns (59.689%)  route 0.481ns (40.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.481    -0.057    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.293     0.236 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.236    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.150    48.894    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.075    48.969    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.969    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                 48.733    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.580ns (52.903%)  route 0.516ns (47.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.516     0.016    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.140 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.140    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.150    48.894    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.029    48.923    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.923    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                 48.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.179    -0.305    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.260 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.091    -0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.093%)  route 0.173ns (42.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.173    -0.325    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.102    -0.223 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.107    -0.518    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.242    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.197 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.092    -0.533    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y8      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        6.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 1.185ns (12.338%)  route 8.419ns (87.661%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.776     4.335    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.459 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.459    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.704 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.216     6.920    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.298     7.218 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.427     8.645    ram0/douta[7]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.109    15.371    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.107ns (11.988%)  route 8.127ns (88.012%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.370     3.929    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y77          MUXF7 (Prop_muxf7_S_O)       0.292     4.221 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.387     6.609    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.906 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.370     8.275    ram0/douta[1]
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y41         FDRE (Setup_fdre_C_D)       -0.105    15.375    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 1.309ns (13.971%)  route 8.060ns (86.029%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.776     4.335    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.459 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.459    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.704 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.216     6.920    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.298     7.218 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.068     8.286    ram0/douta[7]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.410 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     8.410    ram0/tmp[15]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.031    15.512    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.107ns (12.002%)  route 8.117ns (87.998%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.449     4.008    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y75          MUXF7 (Prop_muxf7_S_O)       0.292     4.300 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.568     6.868    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.165 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.100     8.265    ram0/douta[2]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.105    15.375    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 1.093ns (11.948%)  route 8.055ns (88.052%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.509     4.068    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X9Y78          MUXF7 (Prop_muxf7_S_O)       0.276     4.344 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.390     6.734    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.156     8.189    ram0/douta[3]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.101    15.379    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 1.185ns (13.021%)  route 7.916ns (86.979%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.420     3.980    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y75          LUT6 (Prop_lut6_I2_O)        0.124     4.104 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.104    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X9Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     4.349 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.220     6.569    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.298     6.867 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.275     8.142    ram0/douta[4]
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.452    15.124    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.607    
                         clock uncertainty           -0.125    15.482    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)       -0.061    15.421    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 1.107ns (12.288%)  route 7.902ns (87.712%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.698     4.257    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y78          MUXF7 (Prop_muxf7_S_O)       0.292     4.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.000     6.549    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.203     8.050    ram0/douta[5]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.103    15.377    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.231ns (13.610%)  route 7.814ns (86.390%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.698     4.257    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y78          MUXF7 (Prop_muxf7_S_O)       0.292     4.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.000     6.549    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.115     7.962    ram0/douta[5]
    SLICE_X48Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.086 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     8.086    ram0/tmp[13]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.031    15.512    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 1.217ns (13.521%)  route 7.784ns (86.479%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.509     4.068    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X9Y78          MUXF7 (Prop_muxf7_S_O)       0.276     4.344 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.390     6.734    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.885     7.918    ram0/douta[3]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.042 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.042    ram0/tmp[11]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.029    15.510    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 1.231ns (13.702%)  route 7.753ns (86.298%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.370     3.929    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y77          MUXF7 (Prop_muxf7_S_O)       0.292     4.221 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.387     6.609    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.906 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.995     7.901    ram0/douta[1]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.025 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.025    ram0/tmp[9]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.032    15.513    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  7.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.242%)  route 0.129ns (47.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.129    -0.345    ram0/tmp_reg_n_0_[9]
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[9]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.070    -0.508    ram0/dat_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.447%)  route 0.094ns (33.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.094    -0.382    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.337 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091    -0.513    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.953%)  route 0.287ns (67.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[1]/Q
                         net (fo=32, routed)          0.287    -0.196    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.381    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.444%)  route 0.294ns (67.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.294    -0.190    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.381    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.307%)  route 0.295ns (67.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[6]/Q
                         net (fo=32, routed)          0.295    -0.188    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.381    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.552%)  route 0.297ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.297    -0.163    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.544    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.361    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.372    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.047    -0.570    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[12]/Q
                         net (fo=2, routed)           0.176    -0.298    ram0/tmp_reg_n_0_[12]
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[12]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.066    -0.512    ram0/dat_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.483%)  route 0.183ns (56.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.183    -0.291    ram0/tmp_reg_n_0_[13]
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.066    -0.512    ram0/dat_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.011%)  route 0.333ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[2]/Q
                         net (fo=32, routed)          0.333    -0.128    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.872    -0.817    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.360    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y8      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y8      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y3      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y3      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y41     ram0/dat_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y44     ram0/dat_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y43     ram0/dat_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y43     ram0/dat_r_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y44     ram0/dat_r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y44     ram0/dat_r_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y43     ram0/dat_r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y43     ram0/dat_r_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       72.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.059ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.765ns  (logic 8.990ns (32.379%)  route 18.775ns (67.621%))
  Logic Levels:           32  (CARRY4=15 LUT1=1 LUT2=5 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.873    23.351    keyboard0/cursor_reg[3]
    SLICE_X30Y39         LUT5 (Prop_lut5_I4_O)        0.124    23.475 r  keyboard0/cursor[11]_i_8/O
                         net (fo=1, routed)           0.812    24.287    keyboard0/cursor[11]_i_8_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124    24.411 f  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.002    25.412    keyboard0/cursor[11]_i_6_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124    25.536 r  keyboard0/cursor[11]_i_3/O
                         net (fo=1, routed)           0.615    26.151    keyboard0/cursor[11]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.275 f  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.416    26.691    keyboard0/cursor[11]_i_2_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.124    26.815 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    26.815    keyboard0_n_33
    SLICE_X40Y36         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.165    98.845    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.029    98.874    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.874    
                         arrival time                         -26.815    
  -------------------------------------------------------------------
                         slack                                 72.059    

Slack (MET) :             72.211ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.615ns  (logic 8.866ns (32.106%)  route 18.749ns (67.894%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          1.063    23.541    keyboard0/cursor_reg[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    23.665 f  keyboard0/cursor[10]_i_14/O
                         net (fo=1, routed)           0.962    24.627    keyboard0/cursor[10]_i_14_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    24.751 f  keyboard0/cursor[10]_i_9/O
                         net (fo=1, routed)           0.789    25.541    keyboard0/cursor[10]_i_9_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    25.665 f  keyboard0/cursor[10]_i_3/O
                         net (fo=1, routed)           0.877    26.541    keyboard0/cursor[10]_i_3_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    26.665 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    26.665    keyboard0_n_34
    SLICE_X43Y38         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.444    98.449    clk_cpu
    SLICE_X43Y38         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.564    99.012    
                         clock uncertainty           -0.165    98.847    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)        0.029    98.876    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.876    
                         arrival time                         -26.665    
  -------------------------------------------------------------------
                         slack                                 72.211    

Slack (MET) :             72.371ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.471ns  (logic 8.866ns (32.274%)  route 18.605ns (67.726%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.854    23.332    keyboard0/cursor_reg[3]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.456 f  keyboard0/cursor[4]_i_13/O
                         net (fo=1, routed)           0.839    24.295    keyboard0/cursor[4]_i_13_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.419 f  keyboard0/cursor[4]_i_5/O
                         net (fo=1, routed)           0.974    25.393    keyboard0/cursor[4]_i_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    25.517 r  keyboard0/cursor[4]_i_2/O
                         net (fo=1, routed)           0.881    26.398    keyboard0/cursor[4]_i_2_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    26.522 r  keyboard0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    26.522    keyboard0_n_39
    SLICE_X45Y38         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.445    98.450    clk_cpu
    SLICE_X45Y38         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.578    99.027    
                         clock uncertainty           -0.165    98.862    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.031    98.893    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.893    
                         arrival time                         -26.522    
  -------------------------------------------------------------------
                         slack                                 72.371    

Slack (MET) :             72.516ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.328ns  (logic 8.866ns (32.443%)  route 18.462ns (67.557%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.977    26.255    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.379 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    26.379    keyboard0_n_52
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -26.379    
  -------------------------------------------------------------------
                         slack                                 72.516    

Slack (MET) :             72.701ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.143ns  (logic 8.866ns (32.665%)  route 18.277ns (67.335%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.792    26.069    keyboard0/cursor[2]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.193 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.193    keyboard0_n_51
    SLICE_X44Y40         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X44Y40         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -26.193    
  -------------------------------------------------------------------
                         slack                                 72.701    

Slack (MET) :             73.016ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.826ns  (logic 8.866ns (33.050%)  route 17.960ns (66.950%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.475    25.753    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    25.877 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    25.877    keyboard0_n_41
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.029    98.892    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.892    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                 73.016    

Slack (MET) :             73.021ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.823ns  (logic 8.866ns (33.054%)  route 17.957ns (66.946%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.472    25.750    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    25.874 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    25.874    keyboard0_n_50
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -25.874    
  -------------------------------------------------------------------
                         slack                                 73.021    

Slack (MET) :             73.191ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.679ns  (logic 8.866ns (33.232%)  route 17.813ns (66.768%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.574    23.052    cursor[5]_i_16_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124    23.176 f  cursor[12]_i_7/O
                         net (fo=1, routed)           0.740    23.916    keyboard0/cursor_reg[13]_10
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124    24.040 r  keyboard0/cursor[12]_i_5/O
                         net (fo=1, routed)           0.990    25.030    keyboard0/cursor[12]_i_5_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124    25.154 r  keyboard0/cursor[12]_i_2/O
                         net (fo=1, routed)           0.452    25.606    keyboard0/cursor[12]_i_2_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.730 r  keyboard0/cursor[12]_i_1/O
                         net (fo=1, routed)           0.000    25.730    keyboard0_n_32
    SLICE_X38Y37         FDRE                                         r  cursor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.441    98.446    clk_cpu
    SLICE_X38Y37         FDRE                                         r  cursor_reg[12]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.165    98.844    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.077    98.921    cursor_reg[12]
  -------------------------------------------------------------------
                         required time                         98.921    
                         arrival time                         -25.730    
  -------------------------------------------------------------------
                         slack                                 73.191    

Slack (MET) :             73.226ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.643ns  (logic 8.894ns (33.382%)  route 17.749ns (66.618%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.889    23.367    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.491 f  keyboard0/cursor[9]_i_9/O
                         net (fo=1, routed)           0.690    24.180    keyboard0/cursor[9]_i_9_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.304 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.439    24.744    keyboard0/cursor[9]_i_4_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    24.868 r  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           0.674    25.542    keyboard0/cursor[9]_i_2_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.152    25.694 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    25.694    keyboard0_n_35
    SLICE_X40Y36         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.165    98.845    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    98.920    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -25.694    
  -------------------------------------------------------------------
                         slack                                 73.226    

Slack (MET) :             73.282ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.544ns  (logic 8.990ns (33.869%)  route 17.554ns (66.131%))
  Logic Levels:           32  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.376    22.854    keyboard0/cursor_reg[3]
    SLICE_X32Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.978 r  keyboard0/cursor[7]_i_6/O
                         net (fo=1, routed)           0.808    23.786    keyboard0/cursor[7]_i_6_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.124    23.910 f  keyboard0/cursor[7]_i_5/O
                         net (fo=1, routed)           0.700    24.610    keyboard0/cursor[7]_i_5_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    24.734 r  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.454    25.188    keyboard0/cursor[7]_i_3_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.312 r  keyboard0/cursor[7]_i_2/O
                         net (fo=1, routed)           0.159    25.470    keyboard0/cursor[7]_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    25.594 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    25.594    keyboard0_n_36
    SLICE_X40Y36         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.165    98.845    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    98.876    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.876    
                         arrival time                         -25.594    
  -------------------------------------------------------------------
                         slack                                 73.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.556    -0.625    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  clk_1_reg/Q
                         net (fo=2, routed)           0.093    -0.368    clk_1_reg_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.323    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091    -0.521    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.559    -0.622    clk_cpu
    SLICE_X42Y35         FDSE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDSE (Prop_fdse_C_Q)         0.164    -0.458 r  next_state_reg[2]/Q
                         net (fo=2, routed)           0.093    -0.365    ram0/next_state_reg[2]
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.320 r  ram0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    ram0_n_77
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.862    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091    -0.518    state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.238%)  route 0.163ns (46.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X51Y35         FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  pc_reg[16]/Q
                         net (fo=5, routed)           0.163    -0.315    ram0/pc_reg[16]_1[12]
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  ram0/ram_addr[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    ram_addr[16]
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.832    -0.858    clk_cpu
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.121    -0.485    ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.399%)  route 0.176ns (48.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    clk_cpu
    SLICE_X53Y32         FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  pc_reg[7]/Q
                         net (fo=11, routed)          0.176    -0.305    ram0/pc_reg[16]_1[3]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  ram0/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    ram_addr[7]
    SLICE_X52Y31         FDRE                                         r  ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.862    clk_cpu
    SLICE_X52Y31         FDRE                                         r  ram_addr_reg[7]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.121    -0.487    ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 keyboard0/shift_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  keyboard0/shift_r_reg/Q
                         net (fo=8, routed)           0.164    -0.295    keyboard0/ps2_keyboard_0/shift_r
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.250    keyboard0/ps2_keyboard_0_n_14
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.240    -0.622    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121    -0.501    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.759%)  route 0.173ns (48.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/Q
                         net (fo=6, routed)           0.173    -0.306    keyboard0/ps2_keyboard_0/count_idle_reg__0[5]
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.045    -0.261 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X29Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.831    -0.859    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.092    -0.515    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.348%)  route 0.224ns (54.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X33Y58         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.224    -0.256    keyboard0/ps2_keyboard_0/break
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.211 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.211    keyboard0/ps2_keyboard_0_n_16
    SLICE_X34Y58         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X34Y58         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.121    -0.466    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 op0_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            op0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.798%)  route 0.187ns (47.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X38Y52         FDRE                                         r  op0_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  op0_type_reg[0]/Q
                         net (fo=12, routed)          0.187    -0.268    ram0/data81[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  ram0/op0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ram0_n_128
    SLICE_X38Y50         FDRE                                         r  op0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.830    -0.859    clk_cpu
    SLICE_X38Y50         FDRE                                         r  op0_reg[4]/C
                         clock pessimism              0.256    -0.603    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121    -0.482    op0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=16, routed)          0.168    -0.313    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.268 r  keyboard0/ps2_keyboard_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    keyboard0/p_0_out[1]
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.861    keyboard0/clk_cpu
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092    -0.529    keyboard0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.556    -0.625    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  clk_1_reg/Q
                         net (fo=2, routed)           0.174    -0.287    clk_1_reg_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  clk_1_i_1/O
                         net (fo=1, routed)           0.000    -0.242    clk_1_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
                         clock pessimism              0.241    -0.625    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120    -0.505    clk_1_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y46     abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y47     abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y45     abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y48     abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y48     abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y48     abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y48     abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y46     abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y31     pc_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y31     pc_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y31     ram_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y31     ram_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y31     ram_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y57     keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y57     keyboard0/ps2_keyboard_0/count_idle_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y31     message_reg[10][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     message_reg[10][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     message_reg[9][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y47     abbreviations_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y48     abbreviations_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y48     abbreviations_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y48     abbreviations_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y48     abbreviations_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y48     abbreviations_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y48     abbreviations_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y48     abbreviations_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y48     abbreviations_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y50     op0_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 2.548ns (31.261%)  route 5.603ns (68.739%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.609    -0.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -0.021 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.168     1.147    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124     1.271 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           1.199     2.470    vga0/doutb[1]
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.594 f  vga0/g0_b2_i_5/O
                         net (fo=125, routed)         1.143     3.737    vga0/g0_b2_i_5_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.861 f  vga0/g31_b5/O
                         net (fo=1, routed)           0.000     3.861    vga0/g31_b5_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     4.078 f  vga0/vgaRed_reg[0]_i_117/O
                         net (fo=1, routed)           0.000     4.078    vga0/vgaRed_reg[0]_i_117_n_0
    SLICE_X36Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     4.172 f  vga0/vgaRed_reg[0]_i_48/O
                         net (fo=1, routed)           0.939     5.111    vga0/vgaRed_reg[0]_i_48_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.316     5.427 f  vga0/vgaRed[0]_i_19/O
                         net (fo=1, routed)           0.745     6.172    vga0/vgaRed[0]_i_19_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.296 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.000     6.296    vga0/vgaRed[0]_i_7_n_0
    SLICE_X31Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     6.541 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.409     6.950    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.298     7.248 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.248    vga0/vgaRed[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.438     7.702    vga0/clk108M
    SLICE_X31Y16         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.266    
                         clock uncertainty           -0.114     8.152    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029     8.181    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 3.494ns (47.932%)  route 3.795ns (52.068%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.078 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.078    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.300 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.712     6.012    vga0/fbOutAddr0[13]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.325     6.337 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.337    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.114     8.154    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.075     8.229    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 3.343ns (47.535%)  route 3.690ns (52.465%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     5.168 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.606     5.774    vga0/fbOutAddr0[12]
    SLICE_X28Y12         LUT3 (Prop_lut3_I2_O)        0.306     6.080 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.080    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X28Y12         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X28Y12         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.114     8.157    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.029     8.186    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 3.279ns (47.272%)  route 3.657ns (52.728%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     5.108 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.573     5.682    vga0/fbOutAddr0[11]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.302     5.984 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.984    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.114     8.154    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.031     8.185    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.246ns (49.036%)  route 3.374ns (50.964%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.455 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.317     3.773    vga0/S[0]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.476 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.476    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.810 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.555     5.364    vga0/fbOutAddr0[10]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.303     5.667 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.667    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.114     8.154    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.029     8.183    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 3.156ns (48.132%)  route 3.401ns (51.868%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.455 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.317     3.773    vga0/S[0]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.476 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.476    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.698 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.582     5.279    vga0/fbOutAddr0[9]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.325     5.604 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.604    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.114     8.154    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.075     8.229    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 2.542ns (39.333%)  route 3.921ns (60.667%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.102 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.600     3.703    vga0/fbOutAddr1_0[7]
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.303     4.006 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.006    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.358 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.819     5.176    vga0/fbOutAddr0[8]
    SLICE_X31Y11         LUT3 (Prop_lut3_I2_O)        0.334     5.510 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.510    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X31Y11         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.114     8.156    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.075     8.231    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.114     8.151    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.946    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[3]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.114     8.151    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.946    vga0/char_reg[3]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.114     8.151    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.946    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X34Y13         FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.106    -0.353    vga0/v_count_reg_n_0_[10]
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.308    vga0/vSync_i_1_n_0
    SLICE_X35Y13         FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.253    -0.610    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.091    -0.519    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.560    -0.621    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.087    -0.386    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.098    -0.288 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    vga0/h_count[10]_i_2_n_0
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.121    -0.500    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.089    -0.385    vga0/h_count_reg_n_0_[4]
    SLICE_X30Y13         LUT6 (Prop_lut6_I4_O)        0.098    -0.287 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    vga0/h_count[5]_i_1_n_0
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.120    -0.502    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.327    vga0/char[4]
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.045    -0.282 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.282    vga0/char[4]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.865    vga0/clk108M
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091    -0.533    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.753%)  route 0.187ns (53.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y15         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.187    -0.269    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.052    -0.535    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga0/char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[2]/Q
                         net (fo=1, routed)           0.173    -0.311    vga0/char[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  vga0/char[2]_i_1/O
                         net (fo=111, routed)         0.000    -0.266    vga0/char[2]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.865    vga0/clk108M
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.091    -0.533    vga0/char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.114%)  route 0.200ns (48.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X34Y15         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/v_count_reg[2]/Q
                         net (fo=14, routed)          0.200    -0.259    vga0/v_count_reg_n_0_[2]
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    vga0/v_count[5]_i_2_n_0
    SLICE_X34Y14         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X34Y14         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.120    -0.488    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga0/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.625    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga0/char_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.304    vga0/char[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  vga0/char[0]_i_1/O
                         net (fo=17, routed)          0.000    -0.259    vga0/char[0]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.866    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.091    -0.534    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.344%)  route 0.223ns (51.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.223    -0.235    vga0/h_count_reg_n_0_[5]
    SLICE_X34Y13         LUT6 (Prop_lut6_I1_O)        0.045    -0.190 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga0/hSync_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X34Y13         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.274    -0.589    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.468    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.894%)  route 0.186ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y15          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.270    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.059    -0.548    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y8      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y18     vga0/char_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y18     vga0/char_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y17     vga0/char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y18     vga0/char_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y17     vga0/char_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y17     vga0/char_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y17     vga0/char_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y17     vga0/char_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y17     vga0/char_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y15     vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y14     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y14     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y12     vga0/fbOutAddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y18     vga0/char_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y18     vga0/char_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y18     vga0/char_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y18     vga0/char_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y12     vga0/fbOutAddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y12     vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y11     vga0/fbOutAddr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y11     vga0/fbOutAddr_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.631ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.092%)  route 0.678ns (53.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.678     0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.302 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.142    48.901    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.031    48.932    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.932    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 48.631    

Slack (MET) :             48.740ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.712ns (59.689%)  route 0.481ns (40.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.481    -0.057    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.293     0.236 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.236    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.142    48.901    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.075    48.976    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.976    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                 48.740    

Slack (MET) :             48.791ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.580ns (52.903%)  route 0.516ns (47.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.516     0.016    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.140 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.140    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.142    48.901    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.029    48.930    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                 48.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.179    -0.305    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.260 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.091    -0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.093%)  route 0.173ns (42.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.173    -0.325    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.102    -0.223 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.107    -0.518    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.242    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.197 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.092    -0.533    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y8      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y21      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        6.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 1.185ns (12.338%)  route 8.419ns (87.661%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.776     4.335    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.459 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.459    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.704 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.216     6.920    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.298     7.218 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.427     8.645    ram0/douta[7]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.109    15.373    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.107ns (11.988%)  route 8.127ns (88.012%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.370     3.929    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y77          MUXF7 (Prop_muxf7_S_O)       0.292     4.221 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.387     6.609    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.906 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.370     8.275    ram0/douta[1]
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X49Y41         FDRE (Setup_fdre_C_D)       -0.105    15.377    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 1.309ns (13.971%)  route 8.060ns (86.029%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.776     4.335    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.459 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.459    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.704 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.216     6.920    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.298     7.218 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.068     8.286    ram0/douta[7]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.410 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     8.410    ram0/tmp[15]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.123    15.483    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.031    15.514    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.514    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.107ns (12.002%)  route 8.117ns (87.998%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.449     4.008    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y75          MUXF7 (Prop_muxf7_S_O)       0.292     4.300 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.568     6.868    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.165 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.100     8.265    ram0/douta[2]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.105    15.377    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 1.093ns (11.948%)  route 8.055ns (88.052%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.509     4.068    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X9Y78          MUXF7 (Prop_muxf7_S_O)       0.276     4.344 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.390     6.734    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.156     8.189    ram0/douta[3]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.101    15.381    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 1.185ns (13.021%)  route 7.916ns (86.979%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.420     3.980    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y75          LUT6 (Prop_lut6_I2_O)        0.124     4.104 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.104    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X9Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     4.349 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.220     6.569    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.298     6.867 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.275     8.142    ram0/douta[4]
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.452    15.124    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.607    
                         clock uncertainty           -0.123    15.484    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)       -0.061    15.423    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 1.107ns (12.288%)  route 7.902ns (87.712%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.698     4.257    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y78          MUXF7 (Prop_muxf7_S_O)       0.292     4.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.000     6.549    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.203     8.050    ram0/douta[5]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.103    15.379    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.231ns (13.610%)  route 7.814ns (86.390%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.698     4.257    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y78          MUXF7 (Prop_muxf7_S_O)       0.292     4.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.000     6.549    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.115     7.962    ram0/douta[5]
    SLICE_X48Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.086 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     8.086    ram0/tmp[13]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.123    15.483    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.031    15.514    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.514    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 1.217ns (13.521%)  route 7.784ns (86.479%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.509     4.068    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X9Y78          MUXF7 (Prop_muxf7_S_O)       0.276     4.344 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.390     6.734    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.885     7.918    ram0/douta[3]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.042 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.042    ram0/tmp[11]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.123    15.483    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.029    15.512    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 1.231ns (13.702%)  route 7.753ns (86.298%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.370     3.929    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y77          MUXF7 (Prop_muxf7_S_O)       0.292     4.221 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.387     6.609    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.906 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.995     7.901    ram0/douta[1]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.025 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.025    ram0/tmp[9]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.123    15.483    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.032    15.515    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  7.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.242%)  route 0.129ns (47.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.129    -0.345    ram0/tmp_reg_n_0_[9]
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[9]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.070    -0.508    ram0/dat_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.447%)  route 0.094ns (33.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.094    -0.382    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.337 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091    -0.513    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.953%)  route 0.287ns (67.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[1]/Q
                         net (fo=32, routed)          0.287    -0.196    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.381    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.444%)  route 0.294ns (67.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.294    -0.190    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.381    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.307%)  route 0.295ns (67.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[6]/Q
                         net (fo=32, routed)          0.295    -0.188    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.381    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.552%)  route 0.297ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.297    -0.163    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.544    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.361    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.372    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.047    -0.570    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[12]/Q
                         net (fo=2, routed)           0.176    -0.298    ram0/tmp_reg_n_0_[12]
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[12]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.066    -0.512    ram0/dat_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.483%)  route 0.183ns (56.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.183    -0.291    ram0/tmp_reg_n_0_[13]
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.066    -0.512    ram0/dat_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.011%)  route 0.333ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[2]/Q
                         net (fo=32, routed)          0.333    -0.128    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.872    -0.817    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.360    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y8      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y8      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y3      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y3      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y41     ram0/dat_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y44     ram0/dat_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y43     ram0/dat_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y43     ram0/dat_r_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y38     ram0/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y44     ram0/dat_r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y44     ram0/dat_r_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y43     ram0/dat_r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y43     ram0/dat_r_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       72.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.068ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.765ns  (logic 8.990ns (32.379%)  route 18.775ns (67.621%))
  Logic Levels:           32  (CARRY4=15 LUT1=1 LUT2=5 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.873    23.351    keyboard0/cursor_reg[3]
    SLICE_X30Y39         LUT5 (Prop_lut5_I4_O)        0.124    23.475 r  keyboard0/cursor[11]_i_8/O
                         net (fo=1, routed)           0.812    24.287    keyboard0/cursor[11]_i_8_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124    24.411 f  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.002    25.412    keyboard0/cursor[11]_i_6_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124    25.536 r  keyboard0/cursor[11]_i_3/O
                         net (fo=1, routed)           0.615    26.151    keyboard0/cursor[11]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.275 f  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.416    26.691    keyboard0/cursor[11]_i_2_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.124    26.815 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    26.815    keyboard0_n_33
    SLICE_X40Y36         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.156    98.855    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.029    98.884    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.884    
                         arrival time                         -26.815    
  -------------------------------------------------------------------
                         slack                                 72.068    

Slack (MET) :             72.221ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.615ns  (logic 8.866ns (32.106%)  route 18.749ns (67.894%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          1.063    23.541    keyboard0/cursor_reg[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    23.665 f  keyboard0/cursor[10]_i_14/O
                         net (fo=1, routed)           0.962    24.627    keyboard0/cursor[10]_i_14_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    24.751 f  keyboard0/cursor[10]_i_9/O
                         net (fo=1, routed)           0.789    25.541    keyboard0/cursor[10]_i_9_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    25.665 f  keyboard0/cursor[10]_i_3/O
                         net (fo=1, routed)           0.877    26.541    keyboard0/cursor[10]_i_3_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    26.665 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    26.665    keyboard0_n_34
    SLICE_X43Y38         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.444    98.449    clk_cpu
    SLICE_X43Y38         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.564    99.012    
                         clock uncertainty           -0.156    98.857    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)        0.029    98.886    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.886    
                         arrival time                         -26.665    
  -------------------------------------------------------------------
                         slack                                 72.221    

Slack (MET) :             72.381ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.471ns  (logic 8.866ns (32.274%)  route 18.605ns (67.726%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.854    23.332    keyboard0/cursor_reg[3]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.456 f  keyboard0/cursor[4]_i_13/O
                         net (fo=1, routed)           0.839    24.295    keyboard0/cursor[4]_i_13_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.419 f  keyboard0/cursor[4]_i_5/O
                         net (fo=1, routed)           0.974    25.393    keyboard0/cursor[4]_i_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    25.517 r  keyboard0/cursor[4]_i_2/O
                         net (fo=1, routed)           0.881    26.398    keyboard0/cursor[4]_i_2_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    26.522 r  keyboard0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    26.522    keyboard0_n_39
    SLICE_X45Y38         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.445    98.450    clk_cpu
    SLICE_X45Y38         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.578    99.027    
                         clock uncertainty           -0.156    98.872    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.031    98.903    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.903    
                         arrival time                         -26.522    
  -------------------------------------------------------------------
                         slack                                 72.381    

Slack (MET) :             72.525ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.328ns  (logic 8.866ns (32.443%)  route 18.462ns (67.557%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.977    26.255    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.379 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    26.379    keyboard0_n_52
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.156    98.873    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.031    98.904    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.904    
                         arrival time                         -26.379    
  -------------------------------------------------------------------
                         slack                                 72.525    

Slack (MET) :             72.711ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.143ns  (logic 8.866ns (32.665%)  route 18.277ns (67.335%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.792    26.069    keyboard0/cursor[2]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.193 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.193    keyboard0_n_51
    SLICE_X44Y40         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X44Y40         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.156    98.873    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)        0.031    98.904    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.904    
                         arrival time                         -26.193    
  -------------------------------------------------------------------
                         slack                                 72.711    

Slack (MET) :             73.025ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.826ns  (logic 8.866ns (33.050%)  route 17.960ns (66.950%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.475    25.753    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    25.877 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    25.877    keyboard0_n_41
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.156    98.873    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.029    98.902    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.902    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                 73.025    

Slack (MET) :             73.030ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.823ns  (logic 8.866ns (33.054%)  route 17.957ns (66.946%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.472    25.750    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    25.874 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    25.874    keyboard0_n_50
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.156    98.873    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.031    98.904    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.904    
                         arrival time                         -25.874    
  -------------------------------------------------------------------
                         slack                                 73.030    

Slack (MET) :             73.201ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.679ns  (logic 8.866ns (33.232%)  route 17.813ns (66.768%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.574    23.052    cursor[5]_i_16_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124    23.176 f  cursor[12]_i_7/O
                         net (fo=1, routed)           0.740    23.916    keyboard0/cursor_reg[13]_10
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124    24.040 r  keyboard0/cursor[12]_i_5/O
                         net (fo=1, routed)           0.990    25.030    keyboard0/cursor[12]_i_5_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124    25.154 r  keyboard0/cursor[12]_i_2/O
                         net (fo=1, routed)           0.452    25.606    keyboard0/cursor[12]_i_2_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.730 r  keyboard0/cursor[12]_i_1/O
                         net (fo=1, routed)           0.000    25.730    keyboard0_n_32
    SLICE_X38Y37         FDRE                                         r  cursor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.441    98.446    clk_cpu
    SLICE_X38Y37         FDRE                                         r  cursor_reg[12]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.156    98.854    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.077    98.931    cursor_reg[12]
  -------------------------------------------------------------------
                         required time                         98.931    
                         arrival time                         -25.730    
  -------------------------------------------------------------------
                         slack                                 73.201    

Slack (MET) :             73.236ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.643ns  (logic 8.894ns (33.382%)  route 17.749ns (66.618%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.889    23.367    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.491 f  keyboard0/cursor[9]_i_9/O
                         net (fo=1, routed)           0.690    24.180    keyboard0/cursor[9]_i_9_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.304 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.439    24.744    keyboard0/cursor[9]_i_4_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    24.868 r  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           0.674    25.542    keyboard0/cursor[9]_i_2_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.152    25.694 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    25.694    keyboard0_n_35
    SLICE_X40Y36         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.156    98.855    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    98.930    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.930    
                         arrival time                         -25.694    
  -------------------------------------------------------------------
                         slack                                 73.236    

Slack (MET) :             73.292ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.544ns  (logic 8.990ns (33.869%)  route 17.554ns (66.131%))
  Logic Levels:           32  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.376    22.854    keyboard0/cursor_reg[3]
    SLICE_X32Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.978 r  keyboard0/cursor[7]_i_6/O
                         net (fo=1, routed)           0.808    23.786    keyboard0/cursor[7]_i_6_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.124    23.910 f  keyboard0/cursor[7]_i_5/O
                         net (fo=1, routed)           0.700    24.610    keyboard0/cursor[7]_i_5_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    24.734 r  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.454    25.188    keyboard0/cursor[7]_i_3_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.312 r  keyboard0/cursor[7]_i_2/O
                         net (fo=1, routed)           0.159    25.470    keyboard0/cursor[7]_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    25.594 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    25.594    keyboard0_n_36
    SLICE_X40Y36         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.156    98.855    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    98.886    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.886    
                         arrival time                         -25.594    
  -------------------------------------------------------------------
                         slack                                 73.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.556    -0.625    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  clk_1_reg/Q
                         net (fo=2, routed)           0.093    -0.368    clk_1_reg_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.323    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091    -0.521    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.559    -0.622    clk_cpu
    SLICE_X42Y35         FDSE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDSE (Prop_fdse_C_Q)         0.164    -0.458 r  next_state_reg[2]/Q
                         net (fo=2, routed)           0.093    -0.365    ram0/next_state_reg[2]
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.320 r  ram0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    ram0_n_77
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.862    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091    -0.518    state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.238%)  route 0.163ns (46.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X51Y35         FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  pc_reg[16]/Q
                         net (fo=5, routed)           0.163    -0.315    ram0/pc_reg[16]_1[12]
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  ram0/ram_addr[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    ram_addr[16]
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.832    -0.858    clk_cpu
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.121    -0.485    ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.399%)  route 0.176ns (48.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    clk_cpu
    SLICE_X53Y32         FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  pc_reg[7]/Q
                         net (fo=11, routed)          0.176    -0.305    ram0/pc_reg[16]_1[3]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  ram0/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    ram_addr[7]
    SLICE_X52Y31         FDRE                                         r  ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.862    clk_cpu
    SLICE_X52Y31         FDRE                                         r  ram_addr_reg[7]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.121    -0.487    ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 keyboard0/shift_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  keyboard0/shift_r_reg/Q
                         net (fo=8, routed)           0.164    -0.295    keyboard0/ps2_keyboard_0/shift_r
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.250    keyboard0/ps2_keyboard_0_n_14
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.240    -0.622    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121    -0.501    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.759%)  route 0.173ns (48.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/Q
                         net (fo=6, routed)           0.173    -0.306    keyboard0/ps2_keyboard_0/count_idle_reg__0[5]
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.045    -0.261 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X29Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.831    -0.859    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.092    -0.515    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.348%)  route 0.224ns (54.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X33Y58         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.224    -0.256    keyboard0/ps2_keyboard_0/break
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.211 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.211    keyboard0/ps2_keyboard_0_n_16
    SLICE_X34Y58         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X34Y58         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.121    -0.466    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 op0_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            op0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.798%)  route 0.187ns (47.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X38Y52         FDRE                                         r  op0_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  op0_type_reg[0]/Q
                         net (fo=12, routed)          0.187    -0.268    ram0/data81[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  ram0/op0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ram0_n_128
    SLICE_X38Y50         FDRE                                         r  op0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.830    -0.859    clk_cpu
    SLICE_X38Y50         FDRE                                         r  op0_reg[4]/C
                         clock pessimism              0.256    -0.603    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121    -0.482    op0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=16, routed)          0.168    -0.313    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.268 r  keyboard0/ps2_keyboard_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    keyboard0/p_0_out[1]
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.861    keyboard0/clk_cpu
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092    -0.529    keyboard0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.556    -0.625    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  clk_1_reg/Q
                         net (fo=2, routed)           0.174    -0.287    clk_1_reg_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  clk_1_i_1/O
                         net (fo=1, routed)           0.000    -0.242    clk_1_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
                         clock pessimism              0.241    -0.625    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120    -0.505    clk_1_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y46     abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y47     abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y45     abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y48     abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y48     abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y48     abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y48     abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y46     abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y31     pc_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y31     pc_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y31     ram_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y31     ram_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y31     ram_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y57     keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y57     keyboard0/ps2_keyboard_0/count_idle_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y31     message_reg[10][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     message_reg[10][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     message_reg[9][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y47     abbreviations_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y48     abbreviations_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y48     abbreviations_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y48     abbreviations_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y48     abbreviations_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y48     abbreviations_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y48     abbreviations_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y48     abbreviations_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y48     abbreviations_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y50     op0_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 2.548ns (31.261%)  route 5.603ns (68.739%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.609    -0.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -0.021 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.168     1.147    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124     1.271 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           1.199     2.470    vga0/doutb[1]
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.594 f  vga0/g0_b2_i_5/O
                         net (fo=125, routed)         1.143     3.737    vga0/g0_b2_i_5_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.861 f  vga0/g31_b5/O
                         net (fo=1, routed)           0.000     3.861    vga0/g31_b5_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     4.078 f  vga0/vgaRed_reg[0]_i_117/O
                         net (fo=1, routed)           0.000     4.078    vga0/vgaRed_reg[0]_i_117_n_0
    SLICE_X36Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     4.172 f  vga0/vgaRed_reg[0]_i_48/O
                         net (fo=1, routed)           0.939     5.111    vga0/vgaRed_reg[0]_i_48_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.316     5.427 f  vga0/vgaRed[0]_i_19/O
                         net (fo=1, routed)           0.745     6.172    vga0/vgaRed[0]_i_19_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.296 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.000     6.296    vga0/vgaRed[0]_i_7_n_0
    SLICE_X31Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     6.541 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.409     6.950    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.298     7.248 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.248    vga0/vgaRed[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.438     7.702    vga0/clk108M
    SLICE_X31Y16         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.266    
                         clock uncertainty           -0.116     8.150    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029     8.179    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 3.494ns (47.932%)  route 3.795ns (52.068%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.078 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.078    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.300 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.712     6.012    vga0/fbOutAddr0[13]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.325     6.337 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.337    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.075     8.227    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 3.343ns (47.535%)  route 3.690ns (52.465%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     5.168 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.606     5.774    vga0/fbOutAddr0[12]
    SLICE_X28Y12         LUT3 (Prop_lut3_I2_O)        0.306     6.080 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.080    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X28Y12         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X28Y12         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.029     8.184    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 3.279ns (47.272%)  route 3.657ns (52.728%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     5.108 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.573     5.682    vga0/fbOutAddr0[11]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.302     5.984 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.984    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.031     8.183    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.246ns (49.036%)  route 3.374ns (50.964%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.455 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.317     3.773    vga0/S[0]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.476 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.476    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.810 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.555     5.364    vga0/fbOutAddr0[10]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.303     5.667 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.667    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.029     8.181    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 3.156ns (48.132%)  route 3.401ns (51.868%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.455 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.317     3.773    vga0/S[0]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.476 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.476    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.698 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.582     5.279    vga0/fbOutAddr0[9]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.325     5.604 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.604    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.075     8.227    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 2.542ns (39.333%)  route 3.921ns (60.667%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.102 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.600     3.703    vga0/fbOutAddr1_0[7]
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.303     4.006 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.006    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.358 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.819     5.176    vga0/fbOutAddr0[8]
    SLICE_X31Y11         LUT3 (Prop_lut3_I2_O)        0.334     5.510 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.510    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X31Y11         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.116     8.154    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.075     8.229    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.944    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[3]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.944    vga0/char_reg[3]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.944    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X34Y13         FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.106    -0.353    vga0/v_count_reg_n_0_[10]
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.308    vga0/vSync_i_1_n_0
    SLICE_X35Y13         FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.116    -0.494    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.091    -0.403    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.560    -0.621    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.087    -0.386    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.098    -0.288 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    vga0/h_count[10]_i_2_n_0
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.116    -0.505    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.121    -0.384    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.089    -0.385    vga0/h_count_reg_n_0_[4]
    SLICE_X30Y13         LUT6 (Prop_lut6_I4_O)        0.098    -0.287 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    vga0/h_count[5]_i_1_n_0
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.116    -0.506    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.120    -0.386    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.327    vga0/char[4]
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.045    -0.282 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.282    vga0/char[4]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.865    vga0/clk108M
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091    -0.417    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.753%)  route 0.187ns (53.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y15         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.187    -0.269    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.116    -0.471    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.052    -0.419    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga0/char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[2]/Q
                         net (fo=1, routed)           0.173    -0.311    vga0/char[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  vga0/char[2]_i_1/O
                         net (fo=111, routed)         0.000    -0.266    vga0/char[2]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.865    vga0/clk108M
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.091    -0.417    vga0/char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.114%)  route 0.200ns (48.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X34Y15         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/v_count_reg[2]/Q
                         net (fo=14, routed)          0.200    -0.259    vga0/v_count_reg_n_0_[2]
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    vga0/v_count[5]_i_2_n_0
    SLICE_X34Y14         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X34Y14         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.116    -0.492    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.120    -0.372    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga0/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.625    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga0/char_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.304    vga0/char[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  vga0/char[0]_i_1/O
                         net (fo=17, routed)          0.000    -0.259    vga0/char[0]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.866    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.116    -0.509    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.091    -0.418    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.344%)  route 0.223ns (51.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.223    -0.235    vga0/h_count_reg_n_0_[5]
    SLICE_X34Y13         LUT6 (Prop_lut6_I1_O)        0.045    -0.190 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga0/hSync_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X34Y13         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.116    -0.473    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.352    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.894%)  route 0.186ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y15          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.270    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.116    -0.491    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.059    -0.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.204ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.518ns (14.310%)  route 3.102ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.102     2.664    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.664    
  -------------------------------------------------------------------
                         slack                                 45.204    

Slack (MET) :             45.287ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.456ns (12.931%)  route 3.070ns (87.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.070     2.582    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                 45.287    

Slack (MET) :             45.292ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.456ns (13.002%)  route 3.051ns (86.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.571    -0.941    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.051     2.567    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.285    48.595    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.858    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.858    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 45.292    

Slack (MET) :             45.304ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.456ns (13.032%)  route 3.043ns (86.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.043     2.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.285    48.595    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.858    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.858    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                 45.304    

Slack (MET) :             45.312ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.456ns (13.027%)  route 3.045ns (86.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.045     2.556    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                 45.312    

Slack (MET) :             45.384ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.518ns (15.148%)  route 2.902ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.566    -0.946    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.902     2.474    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.285    48.595    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.858    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.858    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 45.384    

Slack (MET) :             45.469ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.518ns (15.484%)  route 2.827ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.566    -0.946    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.827     2.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                 45.469    

Slack (MET) :             45.489ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.456ns (13.740%)  route 2.863ns (86.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.863     2.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.483    48.487    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.285    48.600    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.863    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.863    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                 45.489    

Slack (MET) :             45.543ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.518ns (15.810%)  route 2.758ns (84.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           2.758     2.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.483    48.487    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.285    48.600    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.863    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.863    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 45.543    

Slack (MET) :             45.548ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.456ns (13.965%)  route 2.809ns (86.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.809     2.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 45.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.969%)  route 0.801ns (85.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[8]/Q
                         net (fo=3, routed)           0.801     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.473%)  route 0.723ns (79.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.554    -0.627    clk_cpu
    SLICE_X31Y29         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.527     0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.045     0.086 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.195     0.281    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.020%)  route 0.865ns (85.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.865     0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.814%)  route 0.880ns (86.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.880     0.392    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.637%)  route 0.893ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.550    -0.631    clk_cpu
    SLICE_X31Y25         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.893     0.403    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.512%)  route 0.903ns (86.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.903     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.285     0.020    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.310%)  route 0.918ns (86.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.918     0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.285     0.020    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.282%)  route 0.921ns (86.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.551    -0.630    clk_cpu
    SLICE_X31Y26         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.921     0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.998%)  route 0.744ns (80.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.554    -0.627    clk_cpu
    SLICE_X31Y29         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.744     0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.303 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.091     0.066    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.185ns (19.523%)  route 0.763ns (80.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y28         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           0.763     0.275    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.044     0.319 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.107     0.082    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.623ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.092%)  route 0.678ns (53.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.678     0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.302 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.150    48.894    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.031    48.925    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.925    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 48.623    

Slack (MET) :             48.733ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.712ns (59.689%)  route 0.481ns (40.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.481    -0.057    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.293     0.236 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.236    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.150    48.894    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.075    48.969    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.969    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                 48.733    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.580ns (52.903%)  route 0.516ns (47.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.516     0.016    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.140 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.140    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.150    48.894    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.029    48.923    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.923    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                 48.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.179    -0.305    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.260 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.150    -0.476    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.091    -0.385    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.093%)  route 0.173ns (42.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.173    -0.325    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.102    -0.223 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.150    -0.476    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.107    -0.369    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.242    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.197 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.150    -0.476    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.092    -0.384    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.214ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.518ns (14.310%)  route 3.102ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.102     2.664    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.664    
  -------------------------------------------------------------------
                         slack                                 45.214    

Slack (MET) :             45.296ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.456ns (12.931%)  route 3.070ns (87.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.070     2.582    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                 45.296    

Slack (MET) :             45.301ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.456ns (13.002%)  route 3.051ns (86.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.571    -0.941    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.051     2.567    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.276    48.605    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 45.301    

Slack (MET) :             45.313ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.456ns (13.032%)  route 3.043ns (86.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.043     2.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.276    48.605    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                 45.313    

Slack (MET) :             45.322ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.456ns (13.027%)  route 3.045ns (86.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.045     2.556    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                 45.322    

Slack (MET) :             45.394ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.518ns (15.148%)  route 2.902ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.566    -0.946    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.902     2.474    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.276    48.605    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 45.394    

Slack (MET) :             45.478ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.518ns (15.484%)  route 2.827ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.566    -0.946    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.827     2.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                 45.478    

Slack (MET) :             45.499ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.456ns (13.740%)  route 2.863ns (86.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.863     2.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.483    48.487    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.276    48.610    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                 45.499    

Slack (MET) :             45.552ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.518ns (15.810%)  route 2.758ns (84.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           2.758     2.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.483    48.487    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.276    48.610    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 45.552    

Slack (MET) :             45.557ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.456ns (13.965%)  route 2.809ns (86.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.809     2.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 45.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.969%)  route 0.801ns (85.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[8]/Q
                         net (fo=3, routed)           0.801     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.473%)  route 0.723ns (79.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.554    -0.627    clk_cpu
    SLICE_X31Y29         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.527     0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.045     0.086 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.195     0.281    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.020%)  route 0.865ns (85.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.865     0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.814%)  route 0.880ns (86.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.880     0.392    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.637%)  route 0.893ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.550    -0.631    clk_cpu
    SLICE_X31Y25         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.893     0.403    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.512%)  route 0.903ns (86.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.903     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.276     0.010    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.310%)  route 0.918ns (86.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.918     0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.276     0.010    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.282%)  route 0.921ns (86.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.551    -0.630    clk_cpu
    SLICE_X31Y26         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.921     0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.998%)  route 0.744ns (80.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.554    -0.627    clk_cpu
    SLICE_X31Y29         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.744     0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.303 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.091     0.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.185ns (19.523%)  route 0.763ns (80.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y28         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           0.763     0.275    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.044     0.319 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.107     0.072    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.457ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.749ns (36.839%)  route 2.999ns (63.161%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.253 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.243     3.496    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.303     3.799 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.799    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.285    15.225    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.032    15.257    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 11.457    

Slack (MET) :             11.615ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.767ns (38.527%)  route 2.819ns (61.473%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 15.111 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.272 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.064     3.336    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X49Y28         LUT4 (Prop_lut4_I2_O)        0.302     3.638 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.638    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.439    15.111    ram0/CLK
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.509    
                         clock uncertainty           -0.285    15.224    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029    15.253    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                 11.615    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.977ns (43.834%)  route 2.533ns (56.166%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.481 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.778     3.259    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.303     3.562 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.562    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.031    15.259    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 11.697    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.861ns (41.597%)  route 2.613ns (58.403%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.369 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.858     3.226    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.299     3.525 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.525    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.029    15.257    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.787ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.881ns (42.557%)  route 2.539ns (57.443%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.386 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.784     3.169    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.302     3.471 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.471    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.031    15.259    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                 11.787    

Slack (MET) :             11.866ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.959ns (45.115%)  route 2.383ns (54.885%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.460 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.628     3.088    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306     3.394 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.394    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.032    15.260    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 11.866    

Slack (MET) :             11.895ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.845ns (42.827%)  route 2.463ns (57.173%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.346 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.708     3.053    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.306     3.359 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.359    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.285    15.226    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.029    15.255    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 11.895    

Slack (MET) :             11.911ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.731ns (40.334%)  route 2.561ns (59.666%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 15.111 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.805     3.037    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X49Y28         LUT4 (Prop_lut4_I2_O)        0.306     3.343 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.343    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.439    15.111    ram0/CLK
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.509    
                         clock uncertainty           -0.285    15.224    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.031    15.255    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                 11.911    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.863ns (43.881%)  route 2.383ns (56.119%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.367 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.627     2.994    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.303     3.297 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.285    15.226    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.031    15.257    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 11.960    

Slack (MET) :             12.007ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.653ns (38.931%)  route 2.593ns (61.069%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.158 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.838     2.995    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.302     3.297 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.285    15.226    
    SLICE_X50Y29         FDRE (Setup_fdre_C_D)        0.079    15.305    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 12.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.187%)  route 0.652ns (77.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.558    -0.623    clk_cpu
    SLICE_X49Y30         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.652     0.170    ram0/ram_addr_reg[16]_1[0]
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.215 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.215    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.285    -0.023    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.121     0.098    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.872%)  route 0.631ns (75.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.631     0.177    ram0/flags1_reg[15]_0[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.222 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.222    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X46Y38         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.121     0.104    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.209ns (25.697%)  route 0.604ns (74.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.604     0.149    ram0/ram_addr_reg[16]_1[16]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.194 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.194    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 flags1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.564    -0.617    clk_cpu
    SLICE_X48Y39         FDRE                                         r  flags1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  flags1_reg[7]/Q
                         net (fo=2, routed)           0.641     0.164    ram0/flags1_reg[15]_0[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.209 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     0.077    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.525%)  route 0.640ns (77.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           0.640     0.161    ram0/ram_addr_reg[16]_1[1]
    SLICE_X49Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.206 r  ram0/ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.206    ram0/ram_addr[1]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.091     0.067    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.088%)  route 0.624ns (74.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    clk_cpu
    SLICE_X52Y32         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.624     0.167    ram0/ram_addr_reg[16]_1[10]
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.212 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.212    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.022    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.092     0.070    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.879%)  route 0.631ns (75.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X52Y33         FDRE                                         r  ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.631     0.175    ram0/ram_addr_reg[16]_1[12]
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.220 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.220    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.022    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091     0.069    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.919%)  route 0.663ns (78.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X48Y33         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.663     0.183    ram0/ram_addr_reg[16]_1[15]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.228 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.358%)  route 0.685ns (78.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.557    -0.624    clk_cpu
    SLICE_X51Y29         FDRE                                         r  ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram_addr_reg[6]/Q
                         net (fo=2, routed)           0.685     0.201    ram0/ram_addr_reg[16]_1[6]
    SLICE_X49Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.246 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.246    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092     0.068    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.123%)  route 0.695ns (78.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X48Y33         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.695     0.215    ram0/ram_addr_reg[16]_1[13]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.260 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.260    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.091     0.070    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        6.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 1.185ns (12.338%)  route 8.419ns (87.661%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.776     4.335    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.459 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.459    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.704 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.216     6.920    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.298     7.218 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.427     8.645    ram0/douta[7]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.109    15.371    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.107ns (11.988%)  route 8.127ns (88.012%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.370     3.929    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y77          MUXF7 (Prop_muxf7_S_O)       0.292     4.221 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.387     6.609    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.906 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.370     8.275    ram0/douta[1]
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y41         FDRE (Setup_fdre_C_D)       -0.105    15.375    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 1.309ns (13.971%)  route 8.060ns (86.029%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.776     4.335    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.459 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.459    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.704 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.216     6.920    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.298     7.218 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.068     8.286    ram0/douta[7]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.410 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     8.410    ram0/tmp[15]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.031    15.512    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.107ns (12.002%)  route 8.117ns (87.998%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.449     4.008    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y75          MUXF7 (Prop_muxf7_S_O)       0.292     4.300 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.568     6.868    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.165 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.100     8.265    ram0/douta[2]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.105    15.375    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 1.093ns (11.948%)  route 8.055ns (88.052%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.509     4.068    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X9Y78          MUXF7 (Prop_muxf7_S_O)       0.276     4.344 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.390     6.734    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.156     8.189    ram0/douta[3]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.101    15.379    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 1.185ns (13.021%)  route 7.916ns (86.979%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.420     3.980    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y75          LUT6 (Prop_lut6_I2_O)        0.124     4.104 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.104    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X9Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     4.349 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.220     6.569    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.298     6.867 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.275     8.142    ram0/douta[4]
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.452    15.124    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.607    
                         clock uncertainty           -0.125    15.482    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)       -0.061    15.421    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 1.107ns (12.288%)  route 7.902ns (87.712%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.698     4.257    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y78          MUXF7 (Prop_muxf7_S_O)       0.292     4.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.000     6.549    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.203     8.050    ram0/douta[5]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.103    15.377    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.231ns (13.610%)  route 7.814ns (86.390%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.698     4.257    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y78          MUXF7 (Prop_muxf7_S_O)       0.292     4.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.000     6.549    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.115     7.962    ram0/douta[5]
    SLICE_X48Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.086 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     8.086    ram0/tmp[13]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.031    15.512    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 1.217ns (13.521%)  route 7.784ns (86.479%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.509     4.068    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X9Y78          MUXF7 (Prop_muxf7_S_O)       0.276     4.344 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.390     6.734    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.885     7.918    ram0/douta[3]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.042 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.042    ram0/tmp[11]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.029    15.510    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 1.231ns (13.702%)  route 7.753ns (86.298%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.370     3.929    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y77          MUXF7 (Prop_muxf7_S_O)       0.292     4.221 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.387     6.609    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.906 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.995     7.901    ram0/douta[1]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.025 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.025    ram0/tmp[9]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.032    15.513    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  7.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.242%)  route 0.129ns (47.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.129    -0.345    ram0/tmp_reg_n_0_[9]
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[9]/C
                         clock pessimism              0.274    -0.578    
                         clock uncertainty            0.125    -0.453    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.070    -0.383    ram0/dat_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.447%)  route 0.094ns (33.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.094    -0.382    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.337 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.125    -0.479    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091    -0.388    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.953%)  route 0.287ns (67.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[1]/Q
                         net (fo=32, routed)          0.287    -0.196    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.125    -0.439    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.256    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.444%)  route 0.294ns (67.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.294    -0.190    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.125    -0.439    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.256    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.307%)  route 0.295ns (67.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[6]/Q
                         net (fo=32, routed)          0.295    -0.188    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.125    -0.439    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.256    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.552%)  route 0.297ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.297    -0.163    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.125    -0.419    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.236    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.372    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.125    -0.492    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.047    -0.445    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[12]/Q
                         net (fo=2, routed)           0.176    -0.298    ram0/tmp_reg_n_0_[12]
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[12]/C
                         clock pessimism              0.274    -0.578    
                         clock uncertainty            0.125    -0.453    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.066    -0.387    ram0/dat_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.483%)  route 0.183ns (56.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.183    -0.291    ram0/tmp_reg_n_0_[13]
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/C
                         clock pessimism              0.274    -0.578    
                         clock uncertainty            0.125    -0.453    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.066    -0.387    ram0/dat_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.011%)  route 0.333ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[2]/Q
                         net (fo=32, routed)          0.333    -0.128    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.872    -0.817    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.125    -0.418    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.235    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.467ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.749ns (36.839%)  route 2.999ns (63.161%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.253 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.243     3.496    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.303     3.799 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.799    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.276    15.234    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.032    15.266    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 11.467    

Slack (MET) :             11.624ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.767ns (38.527%)  route 2.819ns (61.473%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 15.111 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.272 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.064     3.336    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X49Y28         LUT4 (Prop_lut4_I2_O)        0.302     3.638 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.638    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.439    15.111    ram0/CLK
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.509    
                         clock uncertainty           -0.276    15.233    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029    15.262    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                 11.624    

Slack (MET) :             11.707ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.977ns (43.834%)  route 2.533ns (56.166%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.481 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.778     3.259    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.303     3.562 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.562    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.031    15.268    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 11.707    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.861ns (41.597%)  route 2.613ns (58.403%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.369 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.858     3.226    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.299     3.525 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.525    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.029    15.266    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.797ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.881ns (42.557%)  route 2.539ns (57.443%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.386 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.784     3.169    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.302     3.471 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.471    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.031    15.268    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                 11.797    

Slack (MET) :             11.875ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.959ns (45.115%)  route 2.383ns (54.885%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.460 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.628     3.088    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306     3.394 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.394    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.032    15.269    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 11.875    

Slack (MET) :             11.905ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.845ns (42.827%)  route 2.463ns (57.173%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.346 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.708     3.053    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.306     3.359 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.359    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.276    15.235    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.029    15.264    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 11.905    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.731ns (40.334%)  route 2.561ns (59.666%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 15.111 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.805     3.037    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X49Y28         LUT4 (Prop_lut4_I2_O)        0.306     3.343 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.343    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.439    15.111    ram0/CLK
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.509    
                         clock uncertainty           -0.276    15.233    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.031    15.264    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.863ns (43.881%)  route 2.383ns (56.119%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.367 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.627     2.994    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.303     3.297 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.276    15.235    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.031    15.266    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 11.969    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.653ns (38.931%)  route 2.593ns (61.069%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.158 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.838     2.995    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.302     3.297 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.276    15.235    
    SLICE_X50Y29         FDRE (Setup_fdre_C_D)        0.079    15.314    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 12.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.187%)  route 0.652ns (77.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.558    -0.623    clk_cpu
    SLICE_X49Y30         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.652     0.170    ram0/ram_addr_reg[16]_1[0]
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.215 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.215    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.276    -0.033    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.121     0.088    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.872%)  route 0.631ns (75.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.631     0.177    ram0/flags1_reg[15]_0[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.222 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.222    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X46Y38         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.121     0.094    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.209ns (25.697%)  route 0.604ns (74.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.604     0.149    ram0/ram_addr_reg[16]_1[16]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.194 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.194    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 flags1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.564    -0.617    clk_cpu
    SLICE_X48Y39         FDRE                                         r  flags1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  flags1_reg[7]/Q
                         net (fo=2, routed)           0.641     0.164    ram0/flags1_reg[15]_0[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.209 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     0.067    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.525%)  route 0.640ns (77.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           0.640     0.161    ram0/ram_addr_reg[16]_1[1]
    SLICE_X49Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.206 r  ram0/ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.206    ram0/ram_addr[1]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.091     0.057    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.088%)  route 0.624ns (74.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    clk_cpu
    SLICE_X52Y32         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.624     0.167    ram0/ram_addr_reg[16]_1[10]
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.212 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.212    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.092     0.060    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.879%)  route 0.631ns (75.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X52Y33         FDRE                                         r  ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.631     0.175    ram0/ram_addr_reg[16]_1[12]
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.220 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.220    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091     0.059    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.919%)  route 0.663ns (78.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X48Y33         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.663     0.183    ram0/ram_addr_reg[16]_1[15]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.228 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.358%)  route 0.685ns (78.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.557    -0.624    clk_cpu
    SLICE_X51Y29         FDRE                                         r  ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram_addr_reg[6]/Q
                         net (fo=2, routed)           0.685     0.201    ram0/ram_addr_reg[16]_1[6]
    SLICE_X49Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.246 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.246    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092     0.058    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.123%)  route 0.695ns (78.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X48Y33         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.695     0.215    ram0/ram_addr_reg[16]_1[13]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.260 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.260    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.091     0.060    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       41.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.585ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.954ns  (logic 2.826ns (35.531%)  route 5.128ns (64.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.359    52.908    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    53.032 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.007    55.039    douta[1]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.124    55.163 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           1.762    56.924    keyboard0/state_reg[1]_4
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    57.048 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    57.048    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.841    
                         clock uncertainty           -0.285    98.556    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.077    98.633    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.633    
                         arrival time                         -57.048    
  -------------------------------------------------------------------
                         slack                                 41.585    

Slack (MET) :             42.262ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.289ns  (logic 3.056ns (41.926%)  route 4.233ns (58.074%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.280    52.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.953 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.783    54.736    douta[4]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.152    54.888 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           1.170    56.058    keyboard0/state_reg[1]_7
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    56.384 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    56.384    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.447    98.452    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)        0.081    98.646    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -56.384    
  -------------------------------------------------------------------
                         slack                                 42.262    

Slack (MET) :             42.310ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.194ns  (logic 2.826ns (39.285%)  route 4.368ns (60.715%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 98.457 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.210    52.759    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.883 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.508    54.391    douta[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.515 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           1.649    56.165    keyboard0/state_reg[0]_5
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124    56.289 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.289    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.452    98.457    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.855    
                         clock uncertainty           -0.285    98.570    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.029    98.599    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                         -56.289    
  -------------------------------------------------------------------
                         slack                                 42.310    

Slack (MET) :             42.383ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.117ns  (logic 2.826ns (39.706%)  route 4.291ns (60.294%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.421    52.970    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    53.094 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.700    54.794    douta[6]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124    54.918 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.170    56.088    keyboard0/state_reg[1]_1
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.124    56.212 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    56.212    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -56.212    
  -------------------------------------------------------------------
                         slack                                 42.383    

Slack (MET) :             42.458ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.042ns  (logic 2.826ns (40.130%)  route 4.216ns (59.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.197    52.746    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.870 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.639    54.509    douta[2]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.633 f  fb_a_dat_in[2]_i_7/O
                         net (fo=1, routed)           1.380    56.013    keyboard0/state_reg[0]_4
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124    56.137 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    56.137    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -56.137    
  -------------------------------------------------------------------
                         slack                                 42.458    

Slack (MET) :             42.511ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.004ns  (logic 2.826ns (40.351%)  route 4.178ns (59.649%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 49.082 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.594    49.082    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.536 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.152    52.688    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.124    52.812 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.679    54.491    douta[5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.615 f  fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           1.346    55.961    ram0/state_reg[0]_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124    56.085 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    56.085    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031    98.597    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -56.085    
  -------------------------------------------------------------------
                         slack                                 42.511    

Slack (MET) :             42.632ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.918ns  (logic 2.826ns (40.852%)  route 4.092ns (59.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.201    52.750    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.874 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.718    54.593    douta[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.717 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           1.172    55.889    ram0/state_reg[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124    56.013 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.013    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.079    98.645    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -56.013    
  -------------------------------------------------------------------
                         slack                                 42.632    

Slack (MET) :             43.586ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.902ns  (logic 2.702ns (45.784%)  route 3.200ns (54.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.363    52.912    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124    53.036 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.837    54.873    douta[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124    54.997 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.997    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.436    98.441    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.285    98.554    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -54.997    
  -------------------------------------------------------------------
                         slack                                 43.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.231ns (20.693%)  route 0.885ns (79.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.110    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.329 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.775     0.446    douta[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.491 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.491    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091     0.065    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.276ns (16.981%)  route 1.349ns (83.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.305    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.260 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.746     0.486    douta[6]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.531 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.424     0.955    keyboard0/state_reg[1]_1
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.000 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.000    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091     0.076    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.317ns (18.987%)  route 1.353ns (81.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.315    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.216 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.734     0.518    douta[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.563 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.436     0.999    ram0/state_reg[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.044 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.044    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121     0.106    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.337ns (20.187%)  route 1.332ns (79.813%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.183    -0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.732     0.475    douta[4]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.044     0.519 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.418     0.937    keyboard0/state_reg[1]_7
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.107     1.044 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.044    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.833    -0.857    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.121     0.105    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.317ns (18.694%)  route 1.379ns (81.306%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.176    -0.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.711     0.489    douta[5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.534 f  fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           0.491     1.025    ram0/state_reg[0]_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.070 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.070    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.092     0.077    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.317ns (18.238%)  route 1.421ns (81.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.180    -0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.218 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.725     0.507    douta[2]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.552 f  fb_a_dat_in[2]_i_7/O
                         net (fo=1, routed)           0.516     1.068    keyboard0/state_reg[0]_4
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.113    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.091     0.076    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.276ns (15.055%)  route 1.557ns (84.945%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.300    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.706     0.451    douta[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.496 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           0.667     1.163    keyboard0/state_reg[0]_5
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.208 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.208    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.837    -0.853    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.285    -0.012    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091     0.079    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.317ns (14.918%)  route 1.808ns (85.082%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.177    -0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.221 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.850     0.629    douta[1]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.674 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.781     1.455    keyboard0/state_reg[1]_4
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.500 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.500    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.833    -0.857    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.017    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120     0.103    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  1.396    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            1  Failing Endpoint ,  Worst Slack       -0.178ns,  Total Violation       -0.178ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.432ns  (logic 6.498ns (39.546%)  route 9.934ns (60.454%))
  Logic Levels:           22  (CARRY4=9 LUT2=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.010    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    96.134 r  fb_a_dat_in[1]_i_109/O
                         net (fo=2, routed)           0.520    96.654    fb_a_dat_in[1]_i_109_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124    96.778 r  fb_a_dat_in[0]_i_49/O
                         net (fo=1, routed)           0.669    97.447    ram0/checksum_reg[4]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    97.571 r  ram0/fb_a_dat_in[0]_i_28/O
                         net (fo=1, routed)           0.414    97.985    ram0/fb_a_dat_in[0]_i_28_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    98.109 f  ram0/fb_a_dat_in[0]_i_14/O
                         net (fo=1, routed)           0.154    98.263    ram0/fb_a_dat_in[0]_i_14_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I3_O)        0.124    98.387 f  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.312    98.699    ram0/fb_a_dat_in[0]_i_4_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    98.823 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.823    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.079    98.645    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -98.822    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.059ns  (logic 7.959ns (49.562%)  route 8.100ns (50.438%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 98.457 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 f  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.473    95.541    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.310    95.851 r  fb_a_dat_in[3]_i_129/O
                         net (fo=1, routed)           0.456    96.307    fb_a_dat_in[3]_i_129_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    96.431 r  fb_a_dat_in[3]_i_80/O
                         net (fo=1, routed)           0.149    96.580    ram0/checksum_reg[11]
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    96.704 r  ram0/fb_a_dat_in[3]_i_45/O
                         net (fo=1, routed)           0.789    97.493    ram0/fb_a_dat_in[3]_i_45_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124    97.617 r  ram0/fb_a_dat_in[3]_i_20/O
                         net (fo=1, routed)           0.158    97.775    ram0/fb_a_dat_in[3]_i_20_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    97.899 f  ram0/fb_a_dat_in[3]_i_5/O
                         net (fo=1, routed)           0.426    98.326    keyboard0/static_reg[15]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    98.450 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.450    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.452    98.457    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.855    
                         clock uncertainty           -0.285    98.570    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.029    98.599    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                         -98.450    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.081ns  (logic 6.498ns (40.409%)  route 9.583ns (59.591%))
  Logic Levels:           22  (CARRY4=9 LUT2=1 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.010    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    96.134 r  fb_a_dat_in[1]_i_109/O
                         net (fo=2, routed)           0.314    96.448    fb_a_dat_in[1]_i_109_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I1_O)        0.124    96.572 r  fb_a_dat_in[1]_i_57/O
                         net (fo=1, routed)           0.426    96.998    fb_a_dat_in[1]_i_57_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    97.122 r  fb_a_dat_in[1]_i_23/O
                         net (fo=1, routed)           0.531    97.652    ram0/checksum_reg[2]
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.124    97.776 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.282    98.058    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    98.182 r  ram0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.165    98.347    keyboard0/checksum_reg[4]
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    98.471 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.471    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.841    
                         clock uncertainty           -0.285    98.556    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.077    98.633    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.633    
                         arrival time                         -98.471    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.801ns  (logic 6.374ns (40.340%)  route 9.427ns (59.660%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.011    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124    96.135 r  fb_a_dat_in[2]_i_97/O
                         net (fo=1, routed)           0.489    96.623    fb_a_dat_in[2]_i_97_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.747 r  fb_a_dat_in[2]_i_57/O
                         net (fo=1, routed)           0.769    97.516    ram0/cursor_reg[5]_6
    SLICE_X47Y44         LUT6 (Prop_lut6_I4_O)        0.124    97.640 r  ram0/fb_a_dat_in[2]_i_18/O
                         net (fo=1, routed)           0.149    97.789    ram0/fb_a_dat_in[2]_i_18_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.913 f  ram0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.154    98.068    keyboard0/dat_r_reg[1]
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    98.192 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    98.192    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -98.192    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.542ns  (logic 7.835ns (50.411%)  route 7.707ns (49.589%))
  Logic Levels:           24  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 r  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.475    95.543    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.310    95.853 r  fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.421    96.274    ram0/cursor_reg[2]_rep__1_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.398 r  ram0/fb_a_dat_in[5]_i_13/O
                         net (fo=2, routed)           0.314    96.712    ram0/fb_a_dat_in[5]_i_13_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.836 r  ram0/fb_a_dat_in[4]_i_9/O
                         net (fo=1, routed)           0.403    97.239    ram0/fb_a_dat_in[4]_i_9_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124    97.363 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.446    97.809    keyboard0/cursor_reg[0]_rep_10
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    97.933 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    97.933    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.447    98.452    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)        0.081    98.646    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -97.933    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.275ns  (logic 7.959ns (52.106%)  route 7.316ns (47.894%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 f  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.627    95.695    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.310    96.005 r  fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.280    96.284    ram0/dat_r_reg[11]_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    96.408 f  ram0/fb_a_dat_in[6]_i_79/O
                         net (fo=1, routed)           0.159    96.567    ram0/fb_a_dat_in[6]_i_79_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.691 f  ram0/fb_a_dat_in[6]_i_40/O
                         net (fo=1, routed)           0.299    96.990    ram0/fb_a_dat_in[6]_i_40_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    97.114 f  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.149    97.263    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124    97.387 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.154    97.542    keyboard0/cursor_reg[2]_rep__1_3
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124    97.666 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.666    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -97.666    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.143ns  (logic 7.711ns (50.921%)  route 7.432ns (49.079%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 r  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.475    95.543    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.310    95.853 r  fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.421    96.274    ram0/cursor_reg[2]_rep__1_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.398 r  ram0/fb_a_dat_in[5]_i_13/O
                         net (fo=2, routed)           0.446    96.844    ram0/fb_a_dat_in[5]_i_13_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I3_O)        0.124    96.968 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.442    97.410    ram0/fb_a_dat_in[5]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124    97.534 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    97.534    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031    98.597    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -97.534    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.893ns  (logic 1.226ns (13.786%)  route 7.667ns (86.214%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           1.084    91.286    keyboard0_n_45
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.380    98.180    state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.180    
                         arrival time                         -91.286    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.893ns  (logic 1.226ns (13.786%)  route 7.667ns (86.214%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           1.084    91.286    keyboard0_n_45
    SLICE_X43Y35         FDRE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.380    98.180    state_reg[3]
  -------------------------------------------------------------------
                         required time                         98.180    
                         arrival time                         -91.286    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.706ns  (logic 1.226ns (14.083%)  route 7.480ns (85.917%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.897    91.098    keyboard0_n_45
    SLICE_X43Y34         FDRE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.441    98.446    clk_cpu
    SLICE_X43Y34         FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.380    98.179    state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.179    
                         arrival time                         -91.098    
  -------------------------------------------------------------------
                         slack                                  7.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.003%)  route 0.740ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.740     0.265    dat_r[5]
    SLICE_X59Y36         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.859    -0.831    clk_cpu
    SLICE_X59Y36         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.285     0.010    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.060     0.070    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.141ns (15.326%)  route 0.779ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X49Y44         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/dat_r_reg[15]/Q
                         net (fo=75, routed)          0.779     0.305    dat_r[15]
    SLICE_X60Y48         FDRE                                         r  abbreviations_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.865    -0.825    clk_cpu
    SLICE_X60Y48         FDRE                                         r  abbreviations_reg[15]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.016    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.084     0.100    abbreviations_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.872%)  route 0.750ns (80.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.750     0.275    ram0/Q[5]
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  ram0/op0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ram0_n_129
    SLICE_X38Y50         FDRE                                         r  op0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.830    -0.859    clk_cpu
    SLICE_X38Y50         FDRE                                         r  op0_reg[5]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.285    -0.019    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     0.102    op0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.644%)  route 0.760ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.760     0.285    dat_r[5]
    SLICE_X50Y42         FDRE                                         r  high_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.013    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.075     0.062    high_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            static_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.202%)  route 0.787ns (84.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/dat_r_reg[13]/Q
                         net (fo=74, routed)          0.787     0.312    dat_r[13]
    SLICE_X62Y47         FDRE                                         r  static_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.867    -0.823    clk_cpu
    SLICE_X62Y47         FDRE                                         r  static_reg[13]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.285     0.018    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.059     0.077    static_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.164ns (18.199%)  route 0.737ns (81.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  ram0/dat_r_reg[4]/Q
                         net (fo=62, routed)          0.737     0.286    dat_r[4]
    SLICE_X50Y48         FDRE                                         r  checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.838    -0.852    clk_cpu
    SLICE_X50Y48         FDRE                                         r  checksum_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.059     0.048    checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.474%)  route 0.769ns (80.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=59, routed)          0.769     0.294    ram0/Q[3]
    SLICE_X57Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.339 r  ram0/op3[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    ram0_n_139
    SLICE_X57Y52         FDRE                                         r  op3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.835    -0.854    clk_cpu
    SLICE_X57Y52         FDRE                                         r  op3_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.014    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.091     0.077    op3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.141ns (15.049%)  route 0.796ns (84.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[7]/Q
                         net (fo=67, routed)          0.796     0.321    dat_r[7]
    SLICE_X50Y42         FDRE                                         r  high_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.013    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.063     0.050    high_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.912%)  route 0.790ns (79.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  ram0/dat_r_reg[4]/Q
                         net (fo=62, routed)          0.790     0.339    ram0/Q[4]
    SLICE_X56Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.384 r  ram0/op3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.384    ram0_n_140
    SLICE_X56Y53         FDRE                                         r  op3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.855    clk_cpu
    SLICE_X56Y53         FDRE                                         r  op3_reg[4]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.121     0.106    op3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.114%)  route 0.792ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X51Y42         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[6]/Q
                         net (fo=68, routed)          0.792     0.317    dat_r[6]
    SLICE_X50Y42         FDRE                                         r  high_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.013    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.052     0.039    high_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       41.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.585ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.954ns  (logic 2.826ns (35.531%)  route 5.128ns (64.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.359    52.908    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    53.032 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.007    55.039    douta[1]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.124    55.163 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           1.762    56.924    keyboard0/state_reg[1]_4
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    57.048 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    57.048    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.841    
                         clock uncertainty           -0.285    98.556    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.077    98.633    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.633    
                         arrival time                         -57.048    
  -------------------------------------------------------------------
                         slack                                 41.585    

Slack (MET) :             42.262ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.289ns  (logic 3.056ns (41.926%)  route 4.233ns (58.074%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.280    52.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.953 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.783    54.736    douta[4]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.152    54.888 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           1.170    56.058    keyboard0/state_reg[1]_7
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    56.384 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    56.384    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.447    98.452    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)        0.081    98.646    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -56.384    
  -------------------------------------------------------------------
                         slack                                 42.262    

Slack (MET) :             42.310ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.194ns  (logic 2.826ns (39.285%)  route 4.368ns (60.715%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 98.457 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.210    52.759    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.883 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.508    54.391    douta[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.515 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           1.649    56.165    keyboard0/state_reg[0]_5
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124    56.289 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.289    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.452    98.457    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.855    
                         clock uncertainty           -0.285    98.570    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.029    98.599    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                         -56.289    
  -------------------------------------------------------------------
                         slack                                 42.310    

Slack (MET) :             42.383ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.117ns  (logic 2.826ns (39.706%)  route 4.291ns (60.294%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.421    52.970    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    53.094 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.700    54.794    douta[6]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124    54.918 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.170    56.088    keyboard0/state_reg[1]_1
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.124    56.212 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    56.212    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -56.212    
  -------------------------------------------------------------------
                         slack                                 42.383    

Slack (MET) :             42.458ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.042ns  (logic 2.826ns (40.130%)  route 4.216ns (59.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.197    52.746    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.870 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.639    54.509    douta[2]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.633 f  fb_a_dat_in[2]_i_7/O
                         net (fo=1, routed)           1.380    56.013    keyboard0/state_reg[0]_4
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124    56.137 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    56.137    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -56.137    
  -------------------------------------------------------------------
                         slack                                 42.458    

Slack (MET) :             42.511ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.004ns  (logic 2.826ns (40.351%)  route 4.178ns (59.649%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 49.082 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.594    49.082    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.536 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.152    52.688    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.124    52.812 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.679    54.491    douta[5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.615 f  fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           1.346    55.961    ram0/state_reg[0]_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124    56.085 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    56.085    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031    98.597    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -56.085    
  -------------------------------------------------------------------
                         slack                                 42.511    

Slack (MET) :             42.632ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.918ns  (logic 2.826ns (40.852%)  route 4.092ns (59.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.201    52.750    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.874 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.718    54.593    douta[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.717 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           1.172    55.889    ram0/state_reg[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124    56.013 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.013    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.079    98.645    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -56.013    
  -------------------------------------------------------------------
                         slack                                 42.632    

Slack (MET) :             43.586ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.902ns  (logic 2.702ns (45.784%)  route 3.200ns (54.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.363    52.912    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124    53.036 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.837    54.873    douta[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124    54.997 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.997    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.436    98.441    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.285    98.554    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -54.997    
  -------------------------------------------------------------------
                         slack                                 43.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.231ns (20.693%)  route 0.885ns (79.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.110    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.329 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.775     0.446    douta[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.491 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.491    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091     0.065    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.276ns (16.981%)  route 1.349ns (83.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.305    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.260 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.746     0.486    douta[6]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.531 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.424     0.955    keyboard0/state_reg[1]_1
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.000 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.000    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091     0.076    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.317ns (18.987%)  route 1.353ns (81.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.315    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.216 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.734     0.518    douta[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.563 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.436     0.999    ram0/state_reg[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.044 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.044    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121     0.106    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.337ns (20.187%)  route 1.332ns (79.813%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.183    -0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.732     0.475    douta[4]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.044     0.519 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.418     0.937    keyboard0/state_reg[1]_7
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.107     1.044 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.044    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.833    -0.857    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.121     0.105    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.317ns (18.694%)  route 1.379ns (81.306%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.176    -0.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.711     0.489    douta[5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.534 f  fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           0.491     1.025    ram0/state_reg[0]_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.070 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.070    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.092     0.077    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.317ns (18.238%)  route 1.421ns (81.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.180    -0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.218 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.725     0.507    douta[2]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.552 f  fb_a_dat_in[2]_i_7/O
                         net (fo=1, routed)           0.516     1.068    keyboard0/state_reg[0]_4
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.113    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.091     0.076    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.276ns (15.055%)  route 1.557ns (84.945%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.300    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.706     0.451    douta[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.496 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           0.667     1.163    keyboard0/state_reg[0]_5
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.208 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.208    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.837    -0.853    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.285    -0.012    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091     0.079    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.317ns (14.918%)  route 1.808ns (85.082%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.177    -0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.221 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.850     0.629    douta[1]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.674 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.781     1.455    keyboard0/state_reg[1]_4
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.500 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.500    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.833    -0.857    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.017    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120     0.103    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  1.396    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            1  Failing Endpoint ,  Worst Slack       -0.178ns,  Total Violation       -0.178ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.432ns  (logic 6.498ns (39.546%)  route 9.934ns (60.454%))
  Logic Levels:           22  (CARRY4=9 LUT2=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.010    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    96.134 r  fb_a_dat_in[1]_i_109/O
                         net (fo=2, routed)           0.520    96.654    fb_a_dat_in[1]_i_109_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124    96.778 r  fb_a_dat_in[0]_i_49/O
                         net (fo=1, routed)           0.669    97.447    ram0/checksum_reg[4]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    97.571 r  ram0/fb_a_dat_in[0]_i_28/O
                         net (fo=1, routed)           0.414    97.985    ram0/fb_a_dat_in[0]_i_28_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    98.109 f  ram0/fb_a_dat_in[0]_i_14/O
                         net (fo=1, routed)           0.154    98.263    ram0/fb_a_dat_in[0]_i_14_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I3_O)        0.124    98.387 f  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.312    98.699    ram0/fb_a_dat_in[0]_i_4_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    98.823 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.823    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.079    98.645    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -98.822    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.059ns  (logic 7.959ns (49.562%)  route 8.100ns (50.438%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 98.457 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 f  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.473    95.541    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.310    95.851 r  fb_a_dat_in[3]_i_129/O
                         net (fo=1, routed)           0.456    96.307    fb_a_dat_in[3]_i_129_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    96.431 r  fb_a_dat_in[3]_i_80/O
                         net (fo=1, routed)           0.149    96.580    ram0/checksum_reg[11]
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    96.704 r  ram0/fb_a_dat_in[3]_i_45/O
                         net (fo=1, routed)           0.789    97.493    ram0/fb_a_dat_in[3]_i_45_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124    97.617 r  ram0/fb_a_dat_in[3]_i_20/O
                         net (fo=1, routed)           0.158    97.775    ram0/fb_a_dat_in[3]_i_20_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    97.899 f  ram0/fb_a_dat_in[3]_i_5/O
                         net (fo=1, routed)           0.426    98.326    keyboard0/static_reg[15]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    98.450 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.450    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.452    98.457    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.855    
                         clock uncertainty           -0.285    98.570    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.029    98.599    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                         -98.450    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.081ns  (logic 6.498ns (40.409%)  route 9.583ns (59.591%))
  Logic Levels:           22  (CARRY4=9 LUT2=1 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.010    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    96.134 r  fb_a_dat_in[1]_i_109/O
                         net (fo=2, routed)           0.314    96.448    fb_a_dat_in[1]_i_109_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I1_O)        0.124    96.572 r  fb_a_dat_in[1]_i_57/O
                         net (fo=1, routed)           0.426    96.998    fb_a_dat_in[1]_i_57_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    97.122 r  fb_a_dat_in[1]_i_23/O
                         net (fo=1, routed)           0.531    97.652    ram0/checksum_reg[2]
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.124    97.776 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.282    98.058    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    98.182 r  ram0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.165    98.347    keyboard0/checksum_reg[4]
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    98.471 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.471    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.841    
                         clock uncertainty           -0.285    98.556    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.077    98.633    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.633    
                         arrival time                         -98.471    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.801ns  (logic 6.374ns (40.340%)  route 9.427ns (59.660%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.011    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124    96.135 r  fb_a_dat_in[2]_i_97/O
                         net (fo=1, routed)           0.489    96.623    fb_a_dat_in[2]_i_97_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.747 r  fb_a_dat_in[2]_i_57/O
                         net (fo=1, routed)           0.769    97.516    ram0/cursor_reg[5]_6
    SLICE_X47Y44         LUT6 (Prop_lut6_I4_O)        0.124    97.640 r  ram0/fb_a_dat_in[2]_i_18/O
                         net (fo=1, routed)           0.149    97.789    ram0/fb_a_dat_in[2]_i_18_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.913 f  ram0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.154    98.068    keyboard0/dat_r_reg[1]
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    98.192 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    98.192    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -98.192    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.542ns  (logic 7.835ns (50.411%)  route 7.707ns (49.589%))
  Logic Levels:           24  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 r  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.475    95.543    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.310    95.853 r  fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.421    96.274    ram0/cursor_reg[2]_rep__1_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.398 r  ram0/fb_a_dat_in[5]_i_13/O
                         net (fo=2, routed)           0.314    96.712    ram0/fb_a_dat_in[5]_i_13_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.836 r  ram0/fb_a_dat_in[4]_i_9/O
                         net (fo=1, routed)           0.403    97.239    ram0/fb_a_dat_in[4]_i_9_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124    97.363 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.446    97.809    keyboard0/cursor_reg[0]_rep_10
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    97.933 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    97.933    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.447    98.452    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)        0.081    98.646    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -97.933    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.275ns  (logic 7.959ns (52.106%)  route 7.316ns (47.894%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 f  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.627    95.695    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.310    96.005 r  fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.280    96.284    ram0/dat_r_reg[11]_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    96.408 f  ram0/fb_a_dat_in[6]_i_79/O
                         net (fo=1, routed)           0.159    96.567    ram0/fb_a_dat_in[6]_i_79_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.691 f  ram0/fb_a_dat_in[6]_i_40/O
                         net (fo=1, routed)           0.299    96.990    ram0/fb_a_dat_in[6]_i_40_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    97.114 f  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.149    97.263    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124    97.387 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.154    97.542    keyboard0/cursor_reg[2]_rep__1_3
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124    97.666 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.666    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -97.666    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.143ns  (logic 7.711ns (50.921%)  route 7.432ns (49.079%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 r  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.475    95.543    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.310    95.853 r  fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.421    96.274    ram0/cursor_reg[2]_rep__1_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.398 r  ram0/fb_a_dat_in[5]_i_13/O
                         net (fo=2, routed)           0.446    96.844    ram0/fb_a_dat_in[5]_i_13_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I3_O)        0.124    96.968 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.442    97.410    ram0/fb_a_dat_in[5]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124    97.534 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    97.534    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031    98.597    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -97.534    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.893ns  (logic 1.226ns (13.786%)  route 7.667ns (86.214%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           1.084    91.286    keyboard0_n_45
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.380    98.180    state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.180    
                         arrival time                         -91.286    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.893ns  (logic 1.226ns (13.786%)  route 7.667ns (86.214%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           1.084    91.286    keyboard0_n_45
    SLICE_X43Y35         FDRE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.380    98.180    state_reg[3]
  -------------------------------------------------------------------
                         required time                         98.180    
                         arrival time                         -91.286    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.706ns  (logic 1.226ns (14.083%)  route 7.480ns (85.917%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.897    91.098    keyboard0_n_45
    SLICE_X43Y34         FDRE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.441    98.446    clk_cpu
    SLICE_X43Y34         FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.380    98.179    state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.179    
                         arrival time                         -91.098    
  -------------------------------------------------------------------
                         slack                                  7.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.003%)  route 0.740ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.740     0.265    dat_r[5]
    SLICE_X59Y36         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.859    -0.831    clk_cpu
    SLICE_X59Y36         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.285     0.010    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.060     0.070    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.141ns (15.326%)  route 0.779ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X49Y44         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/dat_r_reg[15]/Q
                         net (fo=75, routed)          0.779     0.305    dat_r[15]
    SLICE_X60Y48         FDRE                                         r  abbreviations_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.865    -0.825    clk_cpu
    SLICE_X60Y48         FDRE                                         r  abbreviations_reg[15]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.285     0.016    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.084     0.100    abbreviations_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.872%)  route 0.750ns (80.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.750     0.275    ram0/Q[5]
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  ram0/op0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ram0_n_129
    SLICE_X38Y50         FDRE                                         r  op0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.830    -0.859    clk_cpu
    SLICE_X38Y50         FDRE                                         r  op0_reg[5]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.285    -0.019    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     0.102    op0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.644%)  route 0.760ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.760     0.285    dat_r[5]
    SLICE_X50Y42         FDRE                                         r  high_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.013    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.075     0.062    high_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            static_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.202%)  route 0.787ns (84.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/dat_r_reg[13]/Q
                         net (fo=74, routed)          0.787     0.312    dat_r[13]
    SLICE_X62Y47         FDRE                                         r  static_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.867    -0.823    clk_cpu
    SLICE_X62Y47         FDRE                                         r  static_reg[13]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.285     0.018    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.059     0.077    static_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.164ns (18.199%)  route 0.737ns (81.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  ram0/dat_r_reg[4]/Q
                         net (fo=62, routed)          0.737     0.286    dat_r[4]
    SLICE_X50Y48         FDRE                                         r  checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.838    -0.852    clk_cpu
    SLICE_X50Y48         FDRE                                         r  checksum_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.059     0.048    checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.474%)  route 0.769ns (80.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=59, routed)          0.769     0.294    ram0/Q[3]
    SLICE_X57Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.339 r  ram0/op3[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    ram0_n_139
    SLICE_X57Y52         FDRE                                         r  op3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.835    -0.854    clk_cpu
    SLICE_X57Y52         FDRE                                         r  op3_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.014    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.091     0.077    op3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.141ns (15.049%)  route 0.796ns (84.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[7]/Q
                         net (fo=67, routed)          0.796     0.321    dat_r[7]
    SLICE_X50Y42         FDRE                                         r  high_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.013    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.063     0.050    high_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.912%)  route 0.790ns (79.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  ram0/dat_r_reg[4]/Q
                         net (fo=62, routed)          0.790     0.339    ram0/Q[4]
    SLICE_X56Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.384 r  ram0/op3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.384    ram0_n_140
    SLICE_X56Y53         FDRE                                         r  op3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.855    clk_cpu
    SLICE_X56Y53         FDRE                                         r  op3_reg[4]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.015    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.121     0.106    op3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.114%)  route 0.792ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X51Y42         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[6]/Q
                         net (fo=68, routed)          0.792     0.317    dat_r[6]
    SLICE_X50Y42         FDRE                                         r  high_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.285    -0.013    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.052     0.039    high_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       72.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.059ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.765ns  (logic 8.990ns (32.379%)  route 18.775ns (67.621%))
  Logic Levels:           32  (CARRY4=15 LUT1=1 LUT2=5 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.873    23.351    keyboard0/cursor_reg[3]
    SLICE_X30Y39         LUT5 (Prop_lut5_I4_O)        0.124    23.475 r  keyboard0/cursor[11]_i_8/O
                         net (fo=1, routed)           0.812    24.287    keyboard0/cursor[11]_i_8_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124    24.411 f  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.002    25.412    keyboard0/cursor[11]_i_6_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124    25.536 r  keyboard0/cursor[11]_i_3/O
                         net (fo=1, routed)           0.615    26.151    keyboard0/cursor[11]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.275 f  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.416    26.691    keyboard0/cursor[11]_i_2_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.124    26.815 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    26.815    keyboard0_n_33
    SLICE_X40Y36         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.165    98.845    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.029    98.874    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.874    
                         arrival time                         -26.815    
  -------------------------------------------------------------------
                         slack                                 72.059    

Slack (MET) :             72.211ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.615ns  (logic 8.866ns (32.106%)  route 18.749ns (67.894%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          1.063    23.541    keyboard0/cursor_reg[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    23.665 f  keyboard0/cursor[10]_i_14/O
                         net (fo=1, routed)           0.962    24.627    keyboard0/cursor[10]_i_14_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    24.751 f  keyboard0/cursor[10]_i_9/O
                         net (fo=1, routed)           0.789    25.541    keyboard0/cursor[10]_i_9_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    25.665 f  keyboard0/cursor[10]_i_3/O
                         net (fo=1, routed)           0.877    26.541    keyboard0/cursor[10]_i_3_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    26.665 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    26.665    keyboard0_n_34
    SLICE_X43Y38         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.444    98.449    clk_cpu
    SLICE_X43Y38         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.564    99.012    
                         clock uncertainty           -0.165    98.847    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)        0.029    98.876    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.876    
                         arrival time                         -26.665    
  -------------------------------------------------------------------
                         slack                                 72.211    

Slack (MET) :             72.371ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.471ns  (logic 8.866ns (32.274%)  route 18.605ns (67.726%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.854    23.332    keyboard0/cursor_reg[3]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.456 f  keyboard0/cursor[4]_i_13/O
                         net (fo=1, routed)           0.839    24.295    keyboard0/cursor[4]_i_13_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.419 f  keyboard0/cursor[4]_i_5/O
                         net (fo=1, routed)           0.974    25.393    keyboard0/cursor[4]_i_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    25.517 r  keyboard0/cursor[4]_i_2/O
                         net (fo=1, routed)           0.881    26.398    keyboard0/cursor[4]_i_2_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    26.522 r  keyboard0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    26.522    keyboard0_n_39
    SLICE_X45Y38         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.445    98.450    clk_cpu
    SLICE_X45Y38         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.578    99.027    
                         clock uncertainty           -0.165    98.862    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.031    98.893    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.893    
                         arrival time                         -26.522    
  -------------------------------------------------------------------
                         slack                                 72.371    

Slack (MET) :             72.516ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.328ns  (logic 8.866ns (32.443%)  route 18.462ns (67.557%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.977    26.255    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.379 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    26.379    keyboard0_n_52
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -26.379    
  -------------------------------------------------------------------
                         slack                                 72.516    

Slack (MET) :             72.701ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.143ns  (logic 8.866ns (32.665%)  route 18.277ns (67.335%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.792    26.069    keyboard0/cursor[2]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.193 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.193    keyboard0_n_51
    SLICE_X44Y40         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X44Y40         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -26.193    
  -------------------------------------------------------------------
                         slack                                 72.701    

Slack (MET) :             73.016ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.826ns  (logic 8.866ns (33.050%)  route 17.960ns (66.950%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.475    25.753    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    25.877 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    25.877    keyboard0_n_41
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.029    98.892    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.892    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                 73.016    

Slack (MET) :             73.021ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.823ns  (logic 8.866ns (33.054%)  route 17.957ns (66.946%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.472    25.750    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    25.874 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    25.874    keyboard0_n_50
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -25.874    
  -------------------------------------------------------------------
                         slack                                 73.021    

Slack (MET) :             73.191ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.679ns  (logic 8.866ns (33.232%)  route 17.813ns (66.768%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.574    23.052    cursor[5]_i_16_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124    23.176 f  cursor[12]_i_7/O
                         net (fo=1, routed)           0.740    23.916    keyboard0/cursor_reg[13]_10
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124    24.040 r  keyboard0/cursor[12]_i_5/O
                         net (fo=1, routed)           0.990    25.030    keyboard0/cursor[12]_i_5_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124    25.154 r  keyboard0/cursor[12]_i_2/O
                         net (fo=1, routed)           0.452    25.606    keyboard0/cursor[12]_i_2_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.730 r  keyboard0/cursor[12]_i_1/O
                         net (fo=1, routed)           0.000    25.730    keyboard0_n_32
    SLICE_X38Y37         FDRE                                         r  cursor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.441    98.446    clk_cpu
    SLICE_X38Y37         FDRE                                         r  cursor_reg[12]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.165    98.844    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.077    98.921    cursor_reg[12]
  -------------------------------------------------------------------
                         required time                         98.921    
                         arrival time                         -25.730    
  -------------------------------------------------------------------
                         slack                                 73.191    

Slack (MET) :             73.226ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.643ns  (logic 8.894ns (33.382%)  route 17.749ns (66.618%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.889    23.367    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.491 f  keyboard0/cursor[9]_i_9/O
                         net (fo=1, routed)           0.690    24.180    keyboard0/cursor[9]_i_9_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.304 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.439    24.744    keyboard0/cursor[9]_i_4_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    24.868 r  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           0.674    25.542    keyboard0/cursor[9]_i_2_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.152    25.694 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    25.694    keyboard0_n_35
    SLICE_X40Y36         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.165    98.845    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    98.920    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -25.694    
  -------------------------------------------------------------------
                         slack                                 73.226    

Slack (MET) :             73.282ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.544ns  (logic 8.990ns (33.869%)  route 17.554ns (66.131%))
  Logic Levels:           32  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.376    22.854    keyboard0/cursor_reg[3]
    SLICE_X32Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.978 r  keyboard0/cursor[7]_i_6/O
                         net (fo=1, routed)           0.808    23.786    keyboard0/cursor[7]_i_6_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.124    23.910 f  keyboard0/cursor[7]_i_5/O
                         net (fo=1, routed)           0.700    24.610    keyboard0/cursor[7]_i_5_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    24.734 r  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.454    25.188    keyboard0/cursor[7]_i_3_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.312 r  keyboard0/cursor[7]_i_2/O
                         net (fo=1, routed)           0.159    25.470    keyboard0/cursor[7]_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    25.594 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    25.594    keyboard0_n_36
    SLICE_X40Y36         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.165    98.845    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    98.876    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.876    
                         arrival time                         -25.594    
  -------------------------------------------------------------------
                         slack                                 73.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.556    -0.625    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  clk_1_reg/Q
                         net (fo=2, routed)           0.093    -0.368    clk_1_reg_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.323    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.165    -0.447    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091    -0.356    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.559    -0.622    clk_cpu
    SLICE_X42Y35         FDSE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDSE (Prop_fdse_C_Q)         0.164    -0.458 r  next_state_reg[2]/Q
                         net (fo=2, routed)           0.093    -0.365    ram0/next_state_reg[2]
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.320 r  ram0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    ram0_n_77
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.862    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.165    -0.444    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091    -0.353    state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.238%)  route 0.163ns (46.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X51Y35         FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  pc_reg[16]/Q
                         net (fo=5, routed)           0.163    -0.315    ram0/pc_reg[16]_1[12]
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  ram0/ram_addr[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    ram_addr[16]
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.832    -0.858    clk_cpu
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.165    -0.441    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.121    -0.320    ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.399%)  route 0.176ns (48.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    clk_cpu
    SLICE_X53Y32         FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  pc_reg[7]/Q
                         net (fo=11, routed)          0.176    -0.305    ram0/pc_reg[16]_1[3]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  ram0/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    ram_addr[7]
    SLICE_X52Y31         FDRE                                         r  ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.862    clk_cpu
    SLICE_X52Y31         FDRE                                         r  ram_addr_reg[7]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.121    -0.322    ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/shift_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  keyboard0/shift_r_reg/Q
                         net (fo=8, routed)           0.164    -0.295    keyboard0/ps2_keyboard_0/shift_r
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.250    keyboard0/ps2_keyboard_0_n_14
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.165    -0.457    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121    -0.336    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.759%)  route 0.173ns (48.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/Q
                         net (fo=6, routed)           0.173    -0.306    keyboard0/ps2_keyboard_0/count_idle_reg__0[5]
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.045    -0.261 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X29Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.831    -0.859    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.165    -0.442    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.092    -0.350    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.348%)  route 0.224ns (54.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X33Y58         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.224    -0.256    keyboard0/ps2_keyboard_0/break
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.211 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.211    keyboard0/ps2_keyboard_0_n_16
    SLICE_X34Y58         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X34Y58         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.165    -0.422    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.121    -0.301    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 op0_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            op0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.798%)  route 0.187ns (47.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X38Y52         FDRE                                         r  op0_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  op0_type_reg[0]/Q
                         net (fo=12, routed)          0.187    -0.268    ram0/data81[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  ram0/op0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ram0_n_128
    SLICE_X38Y50         FDRE                                         r  op0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.830    -0.859    clk_cpu
    SLICE_X38Y50         FDRE                                         r  op0_reg[4]/C
                         clock pessimism              0.256    -0.603    
                         clock uncertainty            0.165    -0.438    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121    -0.317    op0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=16, routed)          0.168    -0.313    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.268 r  keyboard0/ps2_keyboard_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    keyboard0/p_0_out[1]
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.861    keyboard0/clk_cpu
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.165    -0.456    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092    -0.364    keyboard0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.556    -0.625    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  clk_1_reg/Q
                         net (fo=2, routed)           0.174    -0.287    clk_1_reg_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  clk_1_i_1/O
                         net (fo=1, routed)           0.000    -0.242    clk_1_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.165    -0.460    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120    -0.340    clk_1_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 2.548ns (31.261%)  route 5.603ns (68.739%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.609    -0.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -0.021 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.168     1.147    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124     1.271 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           1.199     2.470    vga0/doutb[1]
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.594 f  vga0/g0_b2_i_5/O
                         net (fo=125, routed)         1.143     3.737    vga0/g0_b2_i_5_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.861 f  vga0/g31_b5/O
                         net (fo=1, routed)           0.000     3.861    vga0/g31_b5_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     4.078 f  vga0/vgaRed_reg[0]_i_117/O
                         net (fo=1, routed)           0.000     4.078    vga0/vgaRed_reg[0]_i_117_n_0
    SLICE_X36Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     4.172 f  vga0/vgaRed_reg[0]_i_48/O
                         net (fo=1, routed)           0.939     5.111    vga0/vgaRed_reg[0]_i_48_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.316     5.427 f  vga0/vgaRed[0]_i_19/O
                         net (fo=1, routed)           0.745     6.172    vga0/vgaRed[0]_i_19_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.296 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.000     6.296    vga0/vgaRed[0]_i_7_n_0
    SLICE_X31Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     6.541 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.409     6.950    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.298     7.248 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.248    vga0/vgaRed[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.438     7.702    vga0/clk108M
    SLICE_X31Y16         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.266    
                         clock uncertainty           -0.116     8.150    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029     8.179    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 3.494ns (47.932%)  route 3.795ns (52.068%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.078 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.078    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.300 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.712     6.012    vga0/fbOutAddr0[13]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.325     6.337 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.337    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.075     8.227    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 3.343ns (47.535%)  route 3.690ns (52.465%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     5.168 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.606     5.774    vga0/fbOutAddr0[12]
    SLICE_X28Y12         LUT3 (Prop_lut3_I2_O)        0.306     6.080 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.080    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X28Y12         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X28Y12         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.029     8.184    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 3.279ns (47.272%)  route 3.657ns (52.728%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.425 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.425    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.647 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.582     4.229    vga0/v_count_reg[6]_0[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     5.108 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.573     5.682    vga0/fbOutAddr0[11]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.302     5.984 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.984    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.031     8.183    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.246ns (49.036%)  route 3.374ns (50.964%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.455 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.317     3.773    vga0/S[0]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.476 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.476    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.810 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.555     5.364    vga0/fbOutAddr0[10]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.303     5.667 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.667    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.029     8.181    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 3.156ns (48.132%)  route 3.401ns (51.868%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.704 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.455 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.317     3.773    vga0/S[0]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.476 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.476    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.698 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.582     5.279    vga0/fbOutAddr0[9]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.325     5.604 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.604    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.440     7.704    vga0/clk108M
    SLICE_X32Y13         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.268    
                         clock uncertainty           -0.116     8.152    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.075     8.227    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 2.542ns (39.333%)  route 3.921ns (60.667%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.559    -0.953    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.858     0.325    vga0/v_count_reg_n_0_[8]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.327     0.652 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.456     1.107    vga0/v_count[10]_i_4_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.332     1.439 f  vga0/v_count[10]_i_2/O
                         net (fo=27, routed)          0.857     2.297    vga0/v_count[10]_i_2_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124     2.421 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.331     2.751    vga0/v_count3_out[4]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.875 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.875    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.102 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.600     3.703    vga0/fbOutAddr1_0[7]
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.303     4.006 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.006    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.358 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.819     5.176    vga0/fbOutAddr0[8]
    SLICE_X31Y11         LUT3 (Prop_lut3_I2_O)        0.334     5.510 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.510    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X31Y11         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.116     8.154    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.075     8.229    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.944    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[3]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.944    vga0/char_reg[3]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.269ns (22.080%)  route 4.478ns (77.920%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.701 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.861     0.389    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y13         LUT4 (Prop_lut4_I1_O)        0.295     0.684 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.590     1.274    vga0/h_count[10]_i_3_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.398 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.131     2.528    vga0/h_count[10]_i_1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.652 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.484     3.137    vga0/v_count3_out[10]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.261 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.739     4.000    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X29Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.672     4.797    vga0/char[7]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.437     7.701    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.265    
                         clock uncertainty           -0.116     8.149    
    SLICE_X29Y18         FDRE (Setup_fdre_C_CE)      -0.205     7.944    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X34Y13         FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.106    -0.353    vga0/v_count_reg_n_0_[10]
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.308    vga0/vSync_i_1_n_0
    SLICE_X35Y13         FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X35Y13         FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.116    -0.494    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.091    -0.403    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.560    -0.621    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  vga0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.087    -0.386    vga0/h_count_reg_n_0_[9]
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.098    -0.288 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    vga0/h_count[10]_i_2_n_0
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X30Y12         FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.116    -0.505    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.121    -0.384    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.089    -0.385    vga0/h_count_reg_n_0_[4]
    SLICE_X30Y13         LUT6 (Prop_lut6_I4_O)        0.098    -0.287 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    vga0/h_count[5]_i_1_n_0
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.116    -0.506    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.120    -0.386    vga0/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.327    vga0/char[4]
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.045    -0.282 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.282    vga0/char[4]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.865    vga0/clk108M
    SLICE_X29Y17         FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091    -0.417    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.753%)  route 0.187ns (53.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y15         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.187    -0.269    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.116    -0.471    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.052    -0.419    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga0/char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.624    vga0/clk108M
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga0/char_reg[2]/Q
                         net (fo=1, routed)           0.173    -0.311    vga0/char[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  vga0/char[2]_i_1/O
                         net (fo=111, routed)         0.000    -0.266    vga0/char[2]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.865    vga0/clk108M
    SLICE_X28Y17         FDRE                                         r  vga0/char_reg[2]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.116    -0.508    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.091    -0.417    vga0/char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.114%)  route 0.200ns (48.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X34Y15         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/v_count_reg[2]/Q
                         net (fo=14, routed)          0.200    -0.259    vga0/v_count_reg_n_0_[2]
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    vga0/v_count[5]_i_2_n_0
    SLICE_X34Y14         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X34Y14         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.116    -0.492    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.120    -0.372    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga0/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.625    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga0/char_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.304    vga0/char[0]
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  vga0/char[0]_i_1/O
                         net (fo=17, routed)          0.000    -0.259    vga0/char[0]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.824    -0.866    vga0/clk108M
    SLICE_X29Y18         FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.116    -0.509    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.091    -0.418    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.344%)  route 0.223ns (51.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X30Y13         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.223    -0.235    vga0/h_count_reg_n_0_[5]
    SLICE_X34Y13         LUT6 (Prop_lut6_I1_O)        0.045    -0.190 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga0/hSync_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X34Y13         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.116    -0.473    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.352    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.894%)  route 0.186ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y15          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.270    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.116    -0.491    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.059    -0.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.623ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.092%)  route 0.678ns (53.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.678     0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.302 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.150    48.894    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.031    48.925    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.925    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 48.623    

Slack (MET) :             48.733ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.712ns (59.689%)  route 0.481ns (40.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.481    -0.057    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.293     0.236 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.236    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.150    48.894    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.075    48.969    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.969    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                 48.733    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.580ns (52.903%)  route 0.516ns (47.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.555    -0.957    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.516     0.016    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.124     0.140 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.140    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.438    48.443    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.601    49.043    
                         clock uncertainty           -0.150    48.894    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.029    48.923    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.923    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                 48.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.179    -0.305    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.260 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.150    -0.476    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.091    -0.385    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.093%)  route 0.173ns (42.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.173    -0.325    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.102    -0.223 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.150    -0.476    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.107    -0.369    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.242    -0.242    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.197 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.150    -0.476    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.092    -0.384    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.204ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.518ns (14.310%)  route 3.102ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.102     2.664    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.664    
  -------------------------------------------------------------------
                         slack                                 45.204    

Slack (MET) :             45.287ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.456ns (12.931%)  route 3.070ns (87.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.070     2.582    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                 45.287    

Slack (MET) :             45.292ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.456ns (13.002%)  route 3.051ns (86.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.571    -0.941    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.051     2.567    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.285    48.595    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.858    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.858    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 45.292    

Slack (MET) :             45.304ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.456ns (13.032%)  route 3.043ns (86.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.043     2.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.285    48.595    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.858    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.858    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                 45.304    

Slack (MET) :             45.312ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.456ns (13.027%)  route 3.045ns (86.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.045     2.556    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                 45.312    

Slack (MET) :             45.384ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.518ns (15.148%)  route 2.902ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.566    -0.946    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.902     2.474    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.285    48.595    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.858    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.858    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 45.384    

Slack (MET) :             45.469ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.518ns (15.484%)  route 2.827ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.566    -0.946    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.827     2.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                 45.469    

Slack (MET) :             45.489ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.456ns (13.740%)  route 2.863ns (86.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.863     2.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.483    48.487    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.285    48.600    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.863    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.863    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                 45.489    

Slack (MET) :             45.543ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.518ns (15.810%)  route 2.758ns (84.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           2.758     2.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.483    48.487    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.285    48.600    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.863    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.863    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 45.543    

Slack (MET) :             45.548ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.456ns (13.965%)  route 2.809ns (86.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.809     2.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 45.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.969%)  route 0.801ns (85.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[8]/Q
                         net (fo=3, routed)           0.801     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.473%)  route 0.723ns (79.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.554    -0.627    clk_cpu
    SLICE_X31Y29         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.527     0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.045     0.086 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.195     0.281    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.020%)  route 0.865ns (85.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.865     0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.814%)  route 0.880ns (86.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.880     0.392    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.637%)  route 0.893ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.550    -0.631    clk_cpu
    SLICE_X31Y25         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.893     0.403    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.512%)  route 0.903ns (86.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.903     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.285     0.020    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.310%)  route 0.918ns (86.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.918     0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.285     0.020    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.282%)  route 0.921ns (86.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.551    -0.630    clk_cpu
    SLICE_X31Y26         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.921     0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.285     0.014    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.998%)  route 0.744ns (80.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.554    -0.627    clk_cpu
    SLICE_X31Y29         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.744     0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.303 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.091     0.066    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.185ns (19.523%)  route 0.763ns (80.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y28         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           0.763     0.275    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.044     0.319 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.107     0.082    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.214ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.518ns (14.310%)  route 3.102ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.102     2.664    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.664    
  -------------------------------------------------------------------
                         slack                                 45.214    

Slack (MET) :             45.296ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.456ns (12.931%)  route 3.070ns (87.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.070     2.582    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                 45.296    

Slack (MET) :             45.301ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.456ns (13.002%)  route 3.051ns (86.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.571    -0.941    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.051     2.567    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.276    48.605    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 45.301    

Slack (MET) :             45.313ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.456ns (13.032%)  route 3.043ns (86.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.043     2.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.276    48.605    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                 45.313    

Slack (MET) :             45.322ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.456ns (13.027%)  route 3.045ns (86.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.045     2.556    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                 45.322    

Slack (MET) :             45.394ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.518ns (15.148%)  route 2.902ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.566    -0.946    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.902     2.474    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.478    48.482    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.881    
                         clock uncertainty           -0.276    48.605    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.868    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 45.394    

Slack (MET) :             45.478ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.518ns (15.484%)  route 2.827ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.566    -0.946    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.827     2.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                 45.478    

Slack (MET) :             45.499ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.456ns (13.740%)  route 2.863ns (86.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.863     2.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.483    48.487    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.276    48.610    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                 45.499    

Slack (MET) :             45.552ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.518ns (15.810%)  route 2.758ns (84.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.556    -0.956    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           2.758     2.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.483    48.487    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.886    
                         clock uncertainty           -0.276    48.610    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 45.552    

Slack (MET) :             45.557ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.456ns (13.965%)  route 2.809ns (86.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.567    -0.945    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.809     2.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.878    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.878    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 45.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.969%)  route 0.801ns (85.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[8]/Q
                         net (fo=3, routed)           0.801     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.473%)  route 0.723ns (79.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.554    -0.627    clk_cpu
    SLICE_X31Y29         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.527     0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.045     0.086 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.195     0.281    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.020%)  route 0.865ns (85.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.865     0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.814%)  route 0.880ns (86.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.880     0.392    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.637%)  route 0.893ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.550    -0.631    clk_cpu
    SLICE_X31Y25         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.893     0.403    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.512%)  route 0.903ns (86.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.903     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.276     0.010    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.310%)  route 0.918ns (86.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y27         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.918     0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.869    -0.820    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.276     0.010    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.282%)  route 0.921ns (86.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.551    -0.630    clk_cpu
    SLICE_X31Y26         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.921     0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.276     0.004    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.187    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.998%)  route 0.744ns (80.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.554    -0.627    clk_cpu
    SLICE_X31Y29         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.744     0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.303 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.091     0.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.185ns (19.523%)  route 0.763ns (80.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.553    -0.628    clk_cpu
    SLICE_X31Y28         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           0.763     0.275    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.044     0.319 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.824    -0.866    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.107     0.072    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        6.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 1.185ns (12.338%)  route 8.419ns (87.661%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.776     4.335    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.459 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.459    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.704 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.216     6.920    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.298     7.218 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.427     8.645    ram0/douta[7]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.109    15.371    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.107ns (11.988%)  route 8.127ns (88.012%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.370     3.929    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y77          MUXF7 (Prop_muxf7_S_O)       0.292     4.221 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.387     6.609    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.906 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.370     8.275    ram0/douta[1]
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y41         FDRE (Setup_fdre_C_D)       -0.105    15.375    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 1.309ns (13.971%)  route 8.060ns (86.029%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.776     4.335    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.459 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.459    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.704 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.216     6.920    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.298     7.218 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.068     8.286    ram0/douta[7]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.410 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     8.410    ram0/tmp[15]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.031    15.512    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.107ns (12.002%)  route 8.117ns (87.998%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.449     4.008    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y75          MUXF7 (Prop_muxf7_S_O)       0.292     4.300 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.568     6.868    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.297     7.165 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.100     8.265    ram0/douta[2]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.105    15.375    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 1.093ns (11.948%)  route 8.055ns (88.052%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.509     4.068    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X9Y78          MUXF7 (Prop_muxf7_S_O)       0.276     4.344 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.390     6.734    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.156     8.189    ram0/douta[3]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.101    15.379    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 1.185ns (13.021%)  route 7.916ns (86.979%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.420     3.980    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y75          LUT6 (Prop_lut6_I2_O)        0.124     4.104 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.104    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X9Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     4.349 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.220     6.569    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.298     6.867 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.275     8.142    ram0/douta[4]
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.452    15.124    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.607    
                         clock uncertainty           -0.125    15.482    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)       -0.061    15.421    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 1.107ns (12.288%)  route 7.902ns (87.712%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.698     4.257    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y78          MUXF7 (Prop_muxf7_S_O)       0.292     4.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.000     6.549    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.203     8.050    ram0/douta[5]
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.103    15.377    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.231ns (13.610%)  route 7.814ns (86.390%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.698     4.257    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y78          MUXF7 (Prop_muxf7_S_O)       0.292     4.549 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.000     6.549    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.297     6.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.115     7.962    ram0/douta[5]
    SLICE_X48Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.086 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     8.086    ram0/tmp[13]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.031    15.512    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 1.217ns (13.521%)  route 7.784ns (86.479%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.509     4.068    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X9Y78          MUXF7 (Prop_muxf7_S_O)       0.276     4.344 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.390     6.734    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.299     7.033 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.885     7.918    ram0/douta[3]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.042 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.042    ram0/tmp[11]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.029    15.510    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 1.231ns (13.702%)  route 7.753ns (86.298%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.553    -0.959    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y59         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          4.370     3.929    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y77          MUXF7 (Prop_muxf7_S_O)       0.292     4.221 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.387     6.609    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.297     6.906 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.995     7.901    ram0/douta[1]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.025 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.025    ram0/tmp[9]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.451    15.123    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.606    
                         clock uncertainty           -0.125    15.481    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.032    15.513    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  7.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.242%)  route 0.129ns (47.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.129    -0.345    ram0/tmp_reg_n_0_[9]
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[9]/C
                         clock pessimism              0.274    -0.578    
                         clock uncertainty            0.125    -0.453    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.070    -0.383    ram0/dat_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.447%)  route 0.094ns (33.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.094    -0.382    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.337 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.125    -0.479    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091    -0.388    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.953%)  route 0.287ns (67.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[1]/Q
                         net (fo=32, routed)          0.287    -0.196    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.125    -0.439    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.256    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.444%)  route 0.294ns (67.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.294    -0.190    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.125    -0.439    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.256    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.307%)  route 0.295ns (67.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[6]/Q
                         net (fo=32, routed)          0.295    -0.188    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.125    -0.439    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.256    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.552%)  route 0.297ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.297    -0.163    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.871    -0.818    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.125    -0.419    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.236    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.372    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X49Y38         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.125    -0.492    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.047    -0.445    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y43         FDRE                                         r  ram0/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[12]/Q
                         net (fo=2, routed)           0.176    -0.298    ram0/tmp_reg_n_0_[12]
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y43         FDRE                                         r  ram0/dat_r_reg[12]/C
                         clock pessimism              0.274    -0.578    
                         clock uncertainty            0.125    -0.453    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.066    -0.387    ram0/dat_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.483%)  route 0.183ns (56.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X48Y44         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.183    -0.291    ram0/tmp_reg_n_0_[13]
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.837    -0.853    ram0/CLK
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/C
                         clock pessimism              0.274    -0.578    
                         clock uncertainty            0.125    -0.453    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.066    -0.387    ram0/dat_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.011%)  route 0.333ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[2]/Q
                         net (fo=32, routed)          0.333    -0.128    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.872    -0.817    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.125    -0.418    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.235    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.457ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.749ns (36.839%)  route 2.999ns (63.161%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.253 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.243     3.496    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.303     3.799 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.799    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.285    15.225    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.032    15.257    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 11.457    

Slack (MET) :             11.615ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.767ns (38.527%)  route 2.819ns (61.473%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 15.111 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.272 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.064     3.336    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X49Y28         LUT4 (Prop_lut4_I2_O)        0.302     3.638 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.638    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.439    15.111    ram0/CLK
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.509    
                         clock uncertainty           -0.285    15.224    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029    15.253    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                 11.615    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.977ns (43.834%)  route 2.533ns (56.166%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.481 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.778     3.259    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.303     3.562 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.562    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.031    15.259    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 11.697    

Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.861ns (41.597%)  route 2.613ns (58.403%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.369 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.858     3.226    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.299     3.525 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.525    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.029    15.257    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 11.731    

Slack (MET) :             11.787ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.881ns (42.557%)  route 2.539ns (57.443%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.386 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.784     3.169    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.302     3.471 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.471    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.031    15.259    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                 11.787    

Slack (MET) :             11.866ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.959ns (45.115%)  route 2.383ns (54.885%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.460 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.628     3.088    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306     3.394 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.394    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.032    15.260    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 11.866    

Slack (MET) :             11.895ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.845ns (42.827%)  route 2.463ns (57.173%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.346 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.708     3.053    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.306     3.359 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.359    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.285    15.226    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.029    15.255    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 11.895    

Slack (MET) :             11.911ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.731ns (40.334%)  route 2.561ns (59.666%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 15.111 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.805     3.037    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X49Y28         LUT4 (Prop_lut4_I2_O)        0.306     3.343 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.343    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.439    15.111    ram0/CLK
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.509    
                         clock uncertainty           -0.285    15.224    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.031    15.255    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                 11.911    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.863ns (43.881%)  route 2.383ns (56.119%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.367 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.627     2.994    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.303     3.297 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.285    15.226    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.031    15.257    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 11.960    

Slack (MET) :             12.007ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.653ns (38.931%)  route 2.593ns (61.069%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.158 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.838     2.995    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.302     3.297 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.285    15.226    
    SLICE_X50Y29         FDRE (Setup_fdre_C_D)        0.079    15.305    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 12.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.187%)  route 0.652ns (77.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.558    -0.623    clk_cpu
    SLICE_X49Y30         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.652     0.170    ram0/ram_addr_reg[16]_1[0]
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.215 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.215    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.285    -0.023    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.121     0.098    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.872%)  route 0.631ns (75.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.631     0.177    ram0/flags1_reg[15]_0[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.222 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.222    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X46Y38         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.121     0.104    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.209ns (25.697%)  route 0.604ns (74.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.604     0.149    ram0/ram_addr_reg[16]_1[16]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.194 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.194    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 flags1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.564    -0.617    clk_cpu
    SLICE_X48Y39         FDRE                                         r  flags1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  flags1_reg[7]/Q
                         net (fo=2, routed)           0.641     0.164    ram0/flags1_reg[15]_0[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.209 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     0.077    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.525%)  route 0.640ns (77.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           0.640     0.161    ram0/ram_addr_reg[16]_1[1]
    SLICE_X49Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.206 r  ram0/ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.206    ram0/ram_addr[1]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.091     0.067    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.088%)  route 0.624ns (74.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    clk_cpu
    SLICE_X52Y32         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.624     0.167    ram0/ram_addr_reg[16]_1[10]
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.212 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.212    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.022    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.092     0.070    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.879%)  route 0.631ns (75.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X52Y33         FDRE                                         r  ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.631     0.175    ram0/ram_addr_reg[16]_1[12]
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.220 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.220    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.022    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091     0.069    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.919%)  route 0.663ns (78.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X48Y33         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.663     0.183    ram0/ram_addr_reg[16]_1[15]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.228 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.358%)  route 0.685ns (78.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.557    -0.624    clk_cpu
    SLICE_X51Y29         FDRE                                         r  ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram_addr_reg[6]/Q
                         net (fo=2, routed)           0.685     0.201    ram0/ram_addr_reg[16]_1[6]
    SLICE_X49Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.246 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.246    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092     0.068    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.123%)  route 0.695ns (78.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X48Y33         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.695     0.215    ram0/ram_addr_reg[16]_1[13]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.260 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.260    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.091     0.070    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.467ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.749ns (36.839%)  route 2.999ns (63.161%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.253 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.243     3.496    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.303     3.799 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.799    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.276    15.234    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.032    15.266    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 11.467    

Slack (MET) :             11.624ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.767ns (38.527%)  route 2.819ns (61.473%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 15.111 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.272 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.064     3.336    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X49Y28         LUT4 (Prop_lut4_I2_O)        0.302     3.638 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.638    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.439    15.111    ram0/CLK
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.509    
                         clock uncertainty           -0.276    15.233    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029    15.262    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                 11.624    

Slack (MET) :             11.707ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.977ns (43.834%)  route 2.533ns (56.166%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.481 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.778     3.259    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.303     3.562 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.562    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.031    15.268    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 11.707    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.861ns (41.597%)  route 2.613ns (58.403%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.369 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.858     3.226    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.299     3.525 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.525    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.029    15.266    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.797ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.881ns (42.557%)  route 2.539ns (57.443%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.386 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.784     3.169    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.302     3.471 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.471    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.031    15.268    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                 11.797    

Slack (MET) :             11.875ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.959ns (45.115%)  route 2.383ns (54.885%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.147 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.147    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.460 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.628     3.088    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306     3.394 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.394    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.032    15.269    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 11.875    

Slack (MET) :             11.905ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.845ns (42.827%)  route 2.463ns (57.173%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.346 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.708     3.053    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.306     3.359 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.359    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.276    15.235    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.029    15.264    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 11.905    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.731ns (40.334%)  route 2.561ns (59.666%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 15.111 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.805     3.037    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X49Y28         LUT4 (Prop_lut4_I2_O)        0.306     3.343 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.343    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.439    15.111    ram0/CLK
    SLICE_X49Y28         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.509    
                         clock uncertainty           -0.276    15.233    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.031    15.264    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.863ns (43.881%)  route 2.383ns (56.119%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.033 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.033    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.367 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.627     2.994    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.303     3.297 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.276    15.235    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.031    15.266    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 11.969    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.653ns (38.931%)  route 2.593ns (61.069%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.755     1.263    ram0/ram_addr_reg[16]_1[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.919 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.919    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.158 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.838     2.995    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.302     3.297 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398    15.511    
                         clock uncertainty           -0.276    15.235    
    SLICE_X50Y29         FDRE (Setup_fdre_C_D)        0.079    15.314    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 12.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.187%)  route 0.652ns (77.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.558    -0.623    clk_cpu
    SLICE_X49Y30         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.652     0.170    ram0/ram_addr_reg[16]_1[0]
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.215 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.215    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X50Y29         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.276    -0.033    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.121     0.088    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.872%)  route 0.631ns (75.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.631     0.177    ram0/flags1_reg[15]_0[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.222 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.222    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X46Y38         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.121     0.094    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.209ns (25.697%)  route 0.604ns (74.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.604     0.149    ram0/ram_addr_reg[16]_1[16]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.194 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.194    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 flags1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.564    -0.617    clk_cpu
    SLICE_X48Y39         FDRE                                         r  flags1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  flags1_reg[7]/Q
                         net (fo=2, routed)           0.641     0.164    ram0/flags1_reg[15]_0[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.209 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.834    -0.856    ram0/CLK
    SLICE_X48Y38         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     0.067    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.525%)  route 0.640ns (77.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X49Y34         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           0.640     0.161    ram0/ram_addr_reg[16]_1[1]
    SLICE_X49Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.206 r  ram0/ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.206    ram0/ram_addr[1]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.091     0.057    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.088%)  route 0.624ns (74.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    clk_cpu
    SLICE_X52Y32         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.624     0.167    ram0/ram_addr_reg[16]_1[10]
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.212 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.212    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.092     0.060    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.879%)  route 0.631ns (75.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X52Y33         FDRE                                         r  ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.631     0.175    ram0/ram_addr_reg[16]_1[12]
    SLICE_X49Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.220 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.220    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X49Y31         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091     0.059    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.919%)  route 0.663ns (78.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X48Y33         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.663     0.183    ram0/ram_addr_reg[16]_1[15]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.228 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.358%)  route 0.685ns (78.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.557    -0.624    clk_cpu
    SLICE_X51Y29         FDRE                                         r  ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram_addr_reg[6]/Q
                         net (fo=2, routed)           0.685     0.201    ram0/ram_addr_reg[16]_1[6]
    SLICE_X49Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.246 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.246    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X49Y29         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092     0.058    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.123%)  route 0.695ns (78.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    clk_cpu
    SLICE_X48Y33         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.695     0.215    ram0/ram_addr_reg[16]_1[13]
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.260 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.260    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X49Y32         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.091     0.060    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       41.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.594ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.954ns  (logic 2.826ns (35.531%)  route 5.128ns (64.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.359    52.908    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    53.032 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.007    55.039    douta[1]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.124    55.163 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           1.762    56.924    keyboard0/state_reg[1]_4
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    57.048 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    57.048    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.841    
                         clock uncertainty           -0.276    98.566    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.077    98.643    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.643    
                         arrival time                         -57.048    
  -------------------------------------------------------------------
                         slack                                 41.594    

Slack (MET) :             42.272ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.289ns  (logic 3.056ns (41.926%)  route 4.233ns (58.074%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.280    52.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.953 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.783    54.736    douta[4]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.152    54.888 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           1.170    56.058    keyboard0/state_reg[1]_7
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    56.384 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    56.384    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.447    98.452    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)        0.081    98.655    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.655    
                         arrival time                         -56.384    
  -------------------------------------------------------------------
                         slack                                 42.272    

Slack (MET) :             42.320ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.194ns  (logic 2.826ns (39.285%)  route 4.368ns (60.715%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 98.457 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.210    52.759    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.883 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.508    54.391    douta[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.515 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           1.649    56.165    keyboard0/state_reg[0]_5
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124    56.289 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.289    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.452    98.457    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.855    
                         clock uncertainty           -0.276    98.579    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.029    98.608    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.608    
                         arrival time                         -56.289    
  -------------------------------------------------------------------
                         slack                                 42.320    

Slack (MET) :             42.392ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.117ns  (logic 2.826ns (39.706%)  route 4.291ns (60.294%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.421    52.970    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    53.094 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.700    54.794    douta[6]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124    54.918 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.170    56.088    keyboard0/state_reg[1]_1
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.124    56.212 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    56.212    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -56.212    
  -------------------------------------------------------------------
                         slack                                 42.392    

Slack (MET) :             42.467ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.042ns  (logic 2.826ns (40.130%)  route 4.216ns (59.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.197    52.746    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.870 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.639    54.509    douta[2]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.633 f  fb_a_dat_in[2]_i_7/O
                         net (fo=1, routed)           1.380    56.013    keyboard0/state_reg[0]_4
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124    56.137 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    56.137    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -56.137    
  -------------------------------------------------------------------
                         slack                                 42.467    

Slack (MET) :             42.521ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.004ns  (logic 2.826ns (40.351%)  route 4.178ns (59.649%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 49.082 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.594    49.082    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.536 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.152    52.688    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.124    52.812 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.679    54.491    douta[5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.615 f  fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           1.346    55.961    ram0/state_reg[0]_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124    56.085 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    56.085    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031    98.606    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                         -56.085    
  -------------------------------------------------------------------
                         slack                                 42.521    

Slack (MET) :             42.642ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.918ns  (logic 2.826ns (40.852%)  route 4.092ns (59.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.201    52.750    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.874 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.718    54.593    douta[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.717 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           1.172    55.889    ram0/state_reg[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124    56.013 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.013    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.079    98.654    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -56.013    
  -------------------------------------------------------------------
                         slack                                 42.642    

Slack (MET) :             43.596ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.902ns  (logic 2.702ns (45.784%)  route 3.200ns (54.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.363    52.912    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124    53.036 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.837    54.873    douta[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124    54.997 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.997    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.436    98.441    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.276    98.563    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -54.997    
  -------------------------------------------------------------------
                         slack                                 43.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.231ns (20.693%)  route 0.885ns (79.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.110    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.329 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.775     0.446    douta[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.491 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.491    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091     0.055    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.276ns (16.981%)  route 1.349ns (83.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.305    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.260 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.746     0.486    douta[6]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.531 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.424     0.955    keyboard0/state_reg[1]_1
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.000 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.000    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091     0.066    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.317ns (18.987%)  route 1.353ns (81.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.315    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.216 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.734     0.518    douta[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.563 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.436     0.999    ram0/state_reg[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.044 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.044    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121     0.096    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.337ns (20.187%)  route 1.332ns (79.813%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.183    -0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.732     0.475    douta[4]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.044     0.519 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.418     0.937    keyboard0/state_reg[1]_7
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.107     1.044 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.044    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.833    -0.857    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.121     0.095    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.317ns (18.694%)  route 1.379ns (81.306%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.176    -0.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.711     0.489    douta[5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.534 f  fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           0.491     1.025    ram0/state_reg[0]_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.070 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.070    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.092     0.067    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.317ns (18.238%)  route 1.421ns (81.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.180    -0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.218 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.725     0.507    douta[2]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.552 f  fb_a_dat_in[2]_i_7/O
                         net (fo=1, routed)           0.516     1.068    keyboard0/state_reg[0]_4
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.113    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.091     0.066    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.276ns (15.055%)  route 1.557ns (84.945%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.300    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.706     0.451    douta[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.496 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           0.667     1.163    keyboard0/state_reg[0]_5
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.208 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.208    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.837    -0.853    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.276    -0.022    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091     0.069    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.317ns (14.918%)  route 1.808ns (85.082%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.177    -0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.221 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.850     0.629    douta[1]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.674 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.781     1.455    keyboard0/state_reg[1]_4
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.500 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.500    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.833    -0.857    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120     0.094    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  1.406    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.168ns,  Total Violation       -0.168ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.432ns  (logic 6.498ns (39.546%)  route 9.934ns (60.454%))
  Logic Levels:           22  (CARRY4=9 LUT2=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.010    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    96.134 r  fb_a_dat_in[1]_i_109/O
                         net (fo=2, routed)           0.520    96.654    fb_a_dat_in[1]_i_109_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124    96.778 r  fb_a_dat_in[0]_i_49/O
                         net (fo=1, routed)           0.669    97.447    ram0/checksum_reg[4]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    97.571 r  ram0/fb_a_dat_in[0]_i_28/O
                         net (fo=1, routed)           0.414    97.985    ram0/fb_a_dat_in[0]_i_28_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    98.109 f  ram0/fb_a_dat_in[0]_i_14/O
                         net (fo=1, routed)           0.154    98.263    ram0/fb_a_dat_in[0]_i_14_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I3_O)        0.124    98.387 f  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.312    98.699    ram0/fb_a_dat_in[0]_i_4_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    98.823 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.823    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.079    98.654    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -98.822    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.059ns  (logic 7.959ns (49.562%)  route 8.100ns (50.438%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 98.457 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 f  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.473    95.541    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.310    95.851 r  fb_a_dat_in[3]_i_129/O
                         net (fo=1, routed)           0.456    96.307    fb_a_dat_in[3]_i_129_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    96.431 r  fb_a_dat_in[3]_i_80/O
                         net (fo=1, routed)           0.149    96.580    ram0/checksum_reg[11]
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    96.704 r  ram0/fb_a_dat_in[3]_i_45/O
                         net (fo=1, routed)           0.789    97.493    ram0/fb_a_dat_in[3]_i_45_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124    97.617 r  ram0/fb_a_dat_in[3]_i_20/O
                         net (fo=1, routed)           0.158    97.775    ram0/fb_a_dat_in[3]_i_20_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    97.899 f  ram0/fb_a_dat_in[3]_i_5/O
                         net (fo=1, routed)           0.426    98.326    keyboard0/static_reg[15]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    98.450 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.450    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.452    98.457    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.855    
                         clock uncertainty           -0.276    98.579    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.029    98.608    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.608    
                         arrival time                         -98.450    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.081ns  (logic 6.498ns (40.409%)  route 9.583ns (59.591%))
  Logic Levels:           22  (CARRY4=9 LUT2=1 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.010    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    96.134 r  fb_a_dat_in[1]_i_109/O
                         net (fo=2, routed)           0.314    96.448    fb_a_dat_in[1]_i_109_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I1_O)        0.124    96.572 r  fb_a_dat_in[1]_i_57/O
                         net (fo=1, routed)           0.426    96.998    fb_a_dat_in[1]_i_57_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    97.122 r  fb_a_dat_in[1]_i_23/O
                         net (fo=1, routed)           0.531    97.652    ram0/checksum_reg[2]
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.124    97.776 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.282    98.058    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    98.182 r  ram0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.165    98.347    keyboard0/checksum_reg[4]
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    98.471 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.471    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.841    
                         clock uncertainty           -0.276    98.566    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.077    98.643    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.643    
                         arrival time                         -98.471    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.801ns  (logic 6.374ns (40.340%)  route 9.427ns (59.660%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.011    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124    96.135 r  fb_a_dat_in[2]_i_97/O
                         net (fo=1, routed)           0.489    96.623    fb_a_dat_in[2]_i_97_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.747 r  fb_a_dat_in[2]_i_57/O
                         net (fo=1, routed)           0.769    97.516    ram0/cursor_reg[5]_6
    SLICE_X47Y44         LUT6 (Prop_lut6_I4_O)        0.124    97.640 r  ram0/fb_a_dat_in[2]_i_18/O
                         net (fo=1, routed)           0.149    97.789    ram0/fb_a_dat_in[2]_i_18_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.913 f  ram0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.154    98.068    keyboard0/dat_r_reg[1]
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    98.192 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    98.192    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -98.192    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.542ns  (logic 7.835ns (50.411%)  route 7.707ns (49.589%))
  Logic Levels:           24  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 r  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.475    95.543    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.310    95.853 r  fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.421    96.274    ram0/cursor_reg[2]_rep__1_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.398 r  ram0/fb_a_dat_in[5]_i_13/O
                         net (fo=2, routed)           0.314    96.712    ram0/fb_a_dat_in[5]_i_13_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.836 r  ram0/fb_a_dat_in[4]_i_9/O
                         net (fo=1, routed)           0.403    97.239    ram0/fb_a_dat_in[4]_i_9_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124    97.363 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.446    97.809    keyboard0/cursor_reg[0]_rep_10
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    97.933 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    97.933    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.447    98.452    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)        0.081    98.655    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.655    
                         arrival time                         -97.933    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.275ns  (logic 7.959ns (52.106%)  route 7.316ns (47.894%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 f  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.627    95.695    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.310    96.005 r  fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.280    96.284    ram0/dat_r_reg[11]_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    96.408 f  ram0/fb_a_dat_in[6]_i_79/O
                         net (fo=1, routed)           0.159    96.567    ram0/fb_a_dat_in[6]_i_79_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.691 f  ram0/fb_a_dat_in[6]_i_40/O
                         net (fo=1, routed)           0.299    96.990    ram0/fb_a_dat_in[6]_i_40_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    97.114 f  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.149    97.263    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124    97.387 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.154    97.542    keyboard0/cursor_reg[2]_rep__1_3
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124    97.666 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.666    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -97.666    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.143ns  (logic 7.711ns (50.921%)  route 7.432ns (49.079%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 r  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.475    95.543    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.310    95.853 r  fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.421    96.274    ram0/cursor_reg[2]_rep__1_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.398 r  ram0/fb_a_dat_in[5]_i_13/O
                         net (fo=2, routed)           0.446    96.844    ram0/fb_a_dat_in[5]_i_13_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I3_O)        0.124    96.968 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.442    97.410    ram0/fb_a_dat_in[5]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124    97.534 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    97.534    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031    98.606    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                         -97.534    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.893ns  (logic 1.226ns (13.786%)  route 7.667ns (86.214%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           1.084    91.286    keyboard0_n_45
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.380    98.189    state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.189    
                         arrival time                         -91.286    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.893ns  (logic 1.226ns (13.786%)  route 7.667ns (86.214%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           1.084    91.286    keyboard0_n_45
    SLICE_X43Y35         FDRE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.380    98.189    state_reg[3]
  -------------------------------------------------------------------
                         required time                         98.189    
                         arrival time                         -91.286    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.706ns  (logic 1.226ns (14.083%)  route 7.480ns (85.917%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.897    91.098    keyboard0_n_45
    SLICE_X43Y34         FDRE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.441    98.446    clk_cpu
    SLICE_X43Y34         FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.380    98.188    state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.188    
                         arrival time                         -91.098    
  -------------------------------------------------------------------
                         slack                                  7.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.003%)  route 0.740ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.740     0.265    dat_r[5]
    SLICE_X59Y36         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.859    -0.831    clk_cpu
    SLICE_X59Y36         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.276     0.000    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.060     0.060    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.141ns (15.326%)  route 0.779ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X49Y44         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/dat_r_reg[15]/Q
                         net (fo=75, routed)          0.779     0.305    dat_r[15]
    SLICE_X60Y48         FDRE                                         r  abbreviations_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.865    -0.825    clk_cpu
    SLICE_X60Y48         FDRE                                         r  abbreviations_reg[15]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.006    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.084     0.090    abbreviations_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.872%)  route 0.750ns (80.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.750     0.275    ram0/Q[5]
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  ram0/op0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ram0_n_129
    SLICE_X38Y50         FDRE                                         r  op0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.830    -0.859    clk_cpu
    SLICE_X38Y50         FDRE                                         r  op0_reg[5]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.276    -0.028    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     0.093    op0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.644%)  route 0.760ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.760     0.285    dat_r[5]
    SLICE_X50Y42         FDRE                                         r  high_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.075     0.052    high_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            static_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.202%)  route 0.787ns (84.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/dat_r_reg[13]/Q
                         net (fo=74, routed)          0.787     0.312    dat_r[13]
    SLICE_X62Y47         FDRE                                         r  static_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.867    -0.823    clk_cpu
    SLICE_X62Y47         FDRE                                         r  static_reg[13]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.276     0.008    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.059     0.067    static_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.164ns (18.199%)  route 0.737ns (81.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  ram0/dat_r_reg[4]/Q
                         net (fo=62, routed)          0.737     0.286    dat_r[4]
    SLICE_X50Y48         FDRE                                         r  checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.838    -0.852    clk_cpu
    SLICE_X50Y48         FDRE                                         r  checksum_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.059     0.038    checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.474%)  route 0.769ns (80.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=59, routed)          0.769     0.294    ram0/Q[3]
    SLICE_X57Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.339 r  ram0/op3[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    ram0_n_139
    SLICE_X57Y52         FDRE                                         r  op3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.835    -0.854    clk_cpu
    SLICE_X57Y52         FDRE                                         r  op3_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.091     0.068    op3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.141ns (15.049%)  route 0.796ns (84.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[7]/Q
                         net (fo=67, routed)          0.796     0.321    dat_r[7]
    SLICE_X50Y42         FDRE                                         r  high_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.063     0.040    high_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.912%)  route 0.790ns (79.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  ram0/dat_r_reg[4]/Q
                         net (fo=62, routed)          0.790     0.339    ram0/Q[4]
    SLICE_X56Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.384 r  ram0/op3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.384    ram0_n_140
    SLICE_X56Y53         FDRE                                         r  op3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.855    clk_cpu
    SLICE_X56Y53         FDRE                                         r  op3_reg[4]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.121     0.097    op3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.114%)  route 0.792ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X51Y42         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[6]/Q
                         net (fo=68, routed)          0.792     0.317    dat_r[6]
    SLICE_X50Y42         FDRE                                         r  high_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.052     0.029    high_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       72.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.059ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.765ns  (logic 8.990ns (32.379%)  route 18.775ns (67.621%))
  Logic Levels:           32  (CARRY4=15 LUT1=1 LUT2=5 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.873    23.351    keyboard0/cursor_reg[3]
    SLICE_X30Y39         LUT5 (Prop_lut5_I4_O)        0.124    23.475 r  keyboard0/cursor[11]_i_8/O
                         net (fo=1, routed)           0.812    24.287    keyboard0/cursor[11]_i_8_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124    24.411 f  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.002    25.412    keyboard0/cursor[11]_i_6_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124    25.536 r  keyboard0/cursor[11]_i_3/O
                         net (fo=1, routed)           0.615    26.151    keyboard0/cursor[11]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.275 f  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.416    26.691    keyboard0/cursor[11]_i_2_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.124    26.815 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    26.815    keyboard0_n_33
    SLICE_X40Y36         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.165    98.845    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.029    98.874    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.874    
                         arrival time                         -26.815    
  -------------------------------------------------------------------
                         slack                                 72.059    

Slack (MET) :             72.211ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.615ns  (logic 8.866ns (32.106%)  route 18.749ns (67.894%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          1.063    23.541    keyboard0/cursor_reg[3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    23.665 f  keyboard0/cursor[10]_i_14/O
                         net (fo=1, routed)           0.962    24.627    keyboard0/cursor[10]_i_14_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    24.751 f  keyboard0/cursor[10]_i_9/O
                         net (fo=1, routed)           0.789    25.541    keyboard0/cursor[10]_i_9_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    25.665 f  keyboard0/cursor[10]_i_3/O
                         net (fo=1, routed)           0.877    26.541    keyboard0/cursor[10]_i_3_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    26.665 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    26.665    keyboard0_n_34
    SLICE_X43Y38         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.444    98.449    clk_cpu
    SLICE_X43Y38         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.564    99.012    
                         clock uncertainty           -0.165    98.847    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)        0.029    98.876    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.876    
                         arrival time                         -26.665    
  -------------------------------------------------------------------
                         slack                                 72.211    

Slack (MET) :             72.371ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.471ns  (logic 8.866ns (32.274%)  route 18.605ns (67.726%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.854    23.332    keyboard0/cursor_reg[3]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.456 f  keyboard0/cursor[4]_i_13/O
                         net (fo=1, routed)           0.839    24.295    keyboard0/cursor[4]_i_13_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.419 f  keyboard0/cursor[4]_i_5/O
                         net (fo=1, routed)           0.974    25.393    keyboard0/cursor[4]_i_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    25.517 r  keyboard0/cursor[4]_i_2/O
                         net (fo=1, routed)           0.881    26.398    keyboard0/cursor[4]_i_2_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    26.522 r  keyboard0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    26.522    keyboard0_n_39
    SLICE_X45Y38         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.445    98.450    clk_cpu
    SLICE_X45Y38         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.578    99.027    
                         clock uncertainty           -0.165    98.862    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.031    98.893    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.893    
                         arrival time                         -26.522    
  -------------------------------------------------------------------
                         slack                                 72.371    

Slack (MET) :             72.516ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.328ns  (logic 8.866ns (32.443%)  route 18.462ns (67.557%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.977    26.255    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.379 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    26.379    keyboard0_n_52
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -26.379    
  -------------------------------------------------------------------
                         slack                                 72.516    

Slack (MET) :             72.701ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.143ns  (logic 8.866ns (32.665%)  route 18.277ns (67.335%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.792    26.069    keyboard0/cursor[2]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.193 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.193    keyboard0_n_51
    SLICE_X44Y40         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X44Y40         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -26.193    
  -------------------------------------------------------------------
                         slack                                 72.701    

Slack (MET) :             73.016ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.826ns  (logic 8.866ns (33.050%)  route 17.960ns (66.950%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.475    25.753    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    25.877 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    25.877    keyboard0_n_41
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.029    98.892    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.892    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                 73.016    

Slack (MET) :             73.021ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.823ns  (logic 8.866ns (33.054%)  route 17.957ns (66.946%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.861    23.338    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.462 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.742    24.204    keyboard0/cursor[2]_i_6_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.328 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.825    25.153    keyboard0/cursor[2]_i_4_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.277 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.472    25.750    keyboard0/cursor[2]_i_2_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    25.874 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    25.874    keyboard0_n_50
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.446    98.451    clk_cpu
    SLICE_X47Y40         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.165    98.863    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -25.874    
  -------------------------------------------------------------------
                         slack                                 73.021    

Slack (MET) :             73.191ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.679ns  (logic 8.866ns (33.232%)  route 17.813ns (66.768%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.574    23.052    cursor[5]_i_16_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124    23.176 f  cursor[12]_i_7/O
                         net (fo=1, routed)           0.740    23.916    keyboard0/cursor_reg[13]_10
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124    24.040 r  keyboard0/cursor[12]_i_5/O
                         net (fo=1, routed)           0.990    25.030    keyboard0/cursor[12]_i_5_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124    25.154 r  keyboard0/cursor[12]_i_2/O
                         net (fo=1, routed)           0.452    25.606    keyboard0/cursor[12]_i_2_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.124    25.730 r  keyboard0/cursor[12]_i_1/O
                         net (fo=1, routed)           0.000    25.730    keyboard0_n_32
    SLICE_X38Y37         FDRE                                         r  cursor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.441    98.446    clk_cpu
    SLICE_X38Y37         FDRE                                         r  cursor_reg[12]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.165    98.844    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.077    98.921    cursor_reg[12]
  -------------------------------------------------------------------
                         required time                         98.921    
                         arrival time                         -25.730    
  -------------------------------------------------------------------
                         slack                                 73.191    

Slack (MET) :             73.226ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.643ns  (logic 8.894ns (33.382%)  route 17.749ns (66.618%))
  Logic Levels:           31  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.889    23.367    keyboard0/cursor_reg[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.491 f  keyboard0/cursor[9]_i_9/O
                         net (fo=1, routed)           0.690    24.180    keyboard0/cursor[9]_i_9_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    24.304 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.439    24.744    keyboard0/cursor[9]_i_4_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    24.868 r  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           0.674    25.542    keyboard0/cursor[9]_i_2_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.152    25.694 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    25.694    keyboard0_n_35
    SLICE_X40Y36         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.165    98.845    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    98.920    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -25.694    
  -------------------------------------------------------------------
                         slack                                 73.226    

Slack (MET) :             73.282ns  (required time - arrival time)
  Source:                 cursor_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.544ns  (logic 8.990ns (33.869%)  route 17.554ns (66.131%))
  Logic Levels:           32  (CARRY4=15 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.562    -0.950    clk_cpu
    SLICE_X45Y36         FDRE                                         r  cursor_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  cursor_reg[0]_rep/Q
                         net (fo=117, routed)         2.938     2.444    cursor_reg[0]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.154     2.598 r  fb_a_dat_in[2]_i_112/O
                         net (fo=3, routed)           2.050     4.648    fb_a_dat_in[2]_i_112_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.327     4.975 r  cursor[5]_i_170/O
                         net (fo=1, routed)           0.000     4.975    cursor[5]_i_170_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.373 r  cursor_reg[5]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.373    cursor_reg[5]_i_162_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  cursor_reg[5]_i_147/CO[3]
                         net (fo=1, routed)           0.000     5.487    cursor_reg[5]_i_147_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  cursor_reg[5]_i_130/O[3]
                         net (fo=2, routed)           0.812     6.612    cursor_reg[5]_i_130_n_4
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.306     6.918 r  cursor[5]_i_145/O
                         net (fo=1, routed)           0.000     6.918    cursor[5]_i_145_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.496 r  cursor_reg[5]_i_129/O[2]
                         net (fo=1, routed)           0.775     8.271    cursor_reg[5]_i_129_n_5
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.301     8.572 r  cursor[5]_i_109/O
                         net (fo=1, routed)           0.000     8.572    cursor[5]_i_109_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.819 r  cursor_reg[5]_i_80/O[0]
                         net (fo=7, routed)           1.179     9.998    cursor_reg[5]_i_80_n_7
    SLICE_X36Y36         LUT5 (Prop_lut5_I0_O)        0.299    10.297 r  cursor[5]_i_50/O
                         net (fo=1, routed)           0.000    10.297    cursor[5]_i_50_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.847 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.847    cursor_reg[5]_i_22_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.069 f  cursor_reg[5]_i_25/O[0]
                         net (fo=8, routed)           1.320    12.389    cursor_reg[5]_i_25_n_7
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.688 r  cursor[5]_i_60/O
                         net (fo=1, routed)           0.000    12.688    cursor[5]_i_60_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.220 r  cursor_reg[5]_i_23/CO[3]
                         net (fo=51, routed)          1.855    15.074    cursor_reg[5]_i_23_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124    15.198 r  cursor[13]_i_97/O
                         net (fo=1, routed)           0.000    15.198    cursor[13]_i_97_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.574 r  cursor_reg[13]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.574    cursor_reg[13]_i_87_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.691 r  cursor_reg[13]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.691    cursor_reg[13]_i_77_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.808 r  cursor_reg[13]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.808    cursor_reg[13]_i_63_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.123 r  cursor_reg[13]_i_55/O[3]
                         net (fo=2, routed)           0.708    16.832    cursor_reg[13]_i_55_n_4
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.307    17.139 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    17.139    cursor[13]_i_40_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.537 r  cursor_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.537    cursor_reg[13]_i_22_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.759 f  cursor_reg[13]_i_53/O[0]
                         net (fo=1, routed)           0.589    18.348    cursor_reg[13]_i_53_n_7
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.299    18.647 r  cursor[13]_i_32/O
                         net (fo=1, routed)           0.000    18.647    cursor[13]_i_32_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.048 r  cursor_reg[13]_i_21/CO[3]
                         net (fo=9, routed)           1.154    20.202    cursor_reg[13]_i_21_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.146    20.348 r  cursor[5]_i_71/O
                         net (fo=1, routed)           0.824    21.172    cursor[5]_i_71_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    21.500 f  cursor[5]_i_29/O
                         net (fo=1, routed)           0.854    22.354    cursor[5]_i_29_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.478 f  cursor[5]_i_16/O
                         net (fo=12, routed)          0.376    22.854    keyboard0/cursor_reg[3]
    SLICE_X32Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.978 r  keyboard0/cursor[7]_i_6/O
                         net (fo=1, routed)           0.808    23.786    keyboard0/cursor[7]_i_6_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.124    23.910 f  keyboard0/cursor[7]_i_5/O
                         net (fo=1, routed)           0.700    24.610    keyboard0/cursor[7]_i_5_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I2_O)        0.124    24.734 r  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.454    25.188    keyboard0/cursor[7]_i_3_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.312 r  keyboard0/cursor[7]_i_2/O
                         net (fo=1, routed)           0.159    25.470    keyboard0/cursor[7]_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    25.594 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    25.594    keyboard0_n_36
    SLICE_X40Y36         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X40Y36         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.165    98.845    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    98.876    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.876    
                         arrival time                         -25.594    
  -------------------------------------------------------------------
                         slack                                 73.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.556    -0.625    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  clk_1_reg/Q
                         net (fo=2, routed)           0.093    -0.368    clk_1_reg_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.323    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.165    -0.447    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091    -0.356    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.559    -0.622    clk_cpu
    SLICE_X42Y35         FDSE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDSE (Prop_fdse_C_Q)         0.164    -0.458 r  next_state_reg[2]/Q
                         net (fo=2, routed)           0.093    -0.365    ram0/next_state_reg[2]
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.320 r  ram0/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    ram0_n_77
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.862    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.165    -0.444    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091    -0.353    state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.238%)  route 0.163ns (46.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X51Y35         FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  pc_reg[16]/Q
                         net (fo=5, routed)           0.163    -0.315    ram0/pc_reg[16]_1[12]
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  ram0/ram_addr[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    ram_addr[16]
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.832    -0.858    clk_cpu
    SLICE_X50Y35         FDRE                                         r  ram_addr_reg[16]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.165    -0.441    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.121    -0.320    ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.399%)  route 0.176ns (48.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    clk_cpu
    SLICE_X53Y32         FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  pc_reg[7]/Q
                         net (fo=11, routed)          0.176    -0.305    ram0/pc_reg[16]_1[3]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  ram0/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    ram_addr[7]
    SLICE_X52Y31         FDRE                                         r  ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.862    clk_cpu
    SLICE_X52Y31         FDRE                                         r  ram_addr_reg[7]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.121    -0.322    ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/shift_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  keyboard0/shift_r_reg/Q
                         net (fo=8, routed)           0.164    -0.295    keyboard0/ps2_keyboard_0/shift_r
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.250    keyboard0/ps2_keyboard_0_n_14
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X34Y57         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.165    -0.457    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121    -0.336    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.759%)  route 0.173ns (48.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.561    -0.620    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/Q
                         net (fo=6, routed)           0.173    -0.306    keyboard0/ps2_keyboard_0/count_idle_reg__0[5]
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.045    -0.261 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X29Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.831    -0.859    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y56         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.165    -0.442    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.092    -0.350    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.348%)  route 0.224ns (54.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X33Y58         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.224    -0.256    keyboard0/ps2_keyboard_0/break
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.211 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.211    keyboard0/ps2_keyboard_0_n_16
    SLICE_X34Y58         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X34Y58         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.165    -0.422    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.121    -0.301    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 op0_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            op0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.798%)  route 0.187ns (47.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.562    -0.619    clk_cpu
    SLICE_X38Y52         FDRE                                         r  op0_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  op0_type_reg[0]/Q
                         net (fo=12, routed)          0.187    -0.268    ram0/data81[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  ram0/op0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ram0_n_128
    SLICE_X38Y50         FDRE                                         r  op0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.830    -0.859    clk_cpu
    SLICE_X38Y50         FDRE                                         r  op0_reg[4]/C
                         clock pessimism              0.256    -0.603    
                         clock uncertainty            0.165    -0.438    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121    -0.317    op0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.560    -0.621    keyboard0/clk_cpu
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  keyboard0/state_reg[1]/Q
                         net (fo=16, routed)          0.168    -0.313    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.268 r  keyboard0/ps2_keyboard_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    keyboard0/p_0_out[1]
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.828    -0.861    keyboard0/clk_cpu
    SLICE_X35Y55         FDRE                                         r  keyboard0/state_reg[1]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.165    -0.456    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092    -0.364    keyboard0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.556    -0.625    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  clk_1_reg/Q
                         net (fo=2, routed)           0.174    -0.287    clk_1_reg_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  clk_1_i_1/O
                         net (fo=1, routed)           0.000    -0.242    clk_1_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X34Y32         FDRE                                         r  clk_1_reg/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.165    -0.460    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120    -0.340    clk_1_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       41.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.594ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.954ns  (logic 2.826ns (35.531%)  route 5.128ns (64.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.359    52.908    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    53.032 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.007    55.039    douta[1]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.124    55.163 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           1.762    56.924    keyboard0/state_reg[1]_4
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    57.048 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    57.048    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.841    
                         clock uncertainty           -0.276    98.566    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.077    98.643    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.643    
                         arrival time                         -57.048    
  -------------------------------------------------------------------
                         slack                                 41.594    

Slack (MET) :             42.272ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.289ns  (logic 3.056ns (41.926%)  route 4.233ns (58.074%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.280    52.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.953 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.783    54.736    douta[4]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.152    54.888 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           1.170    56.058    keyboard0/state_reg[1]_7
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.326    56.384 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    56.384    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.447    98.452    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)        0.081    98.655    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.655    
                         arrival time                         -56.384    
  -------------------------------------------------------------------
                         slack                                 42.272    

Slack (MET) :             42.320ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.194ns  (logic 2.826ns (39.285%)  route 4.368ns (60.715%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 98.457 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.210    52.759    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.883 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.508    54.391    douta[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.515 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           1.649    56.165    keyboard0/state_reg[0]_5
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124    56.289 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.289    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.452    98.457    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.855    
                         clock uncertainty           -0.276    98.579    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.029    98.608    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.608    
                         arrival time                         -56.289    
  -------------------------------------------------------------------
                         slack                                 42.320    

Slack (MET) :             42.392ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.117ns  (logic 2.826ns (39.706%)  route 4.291ns (60.294%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.421    52.970    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    53.094 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.700    54.794    douta[6]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124    54.918 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.170    56.088    keyboard0/state_reg[1]_1
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.124    56.212 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    56.212    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -56.212    
  -------------------------------------------------------------------
                         slack                                 42.392    

Slack (MET) :             42.467ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.042ns  (logic 2.826ns (40.130%)  route 4.216ns (59.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.197    52.746    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.870 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.639    54.509    douta[2]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.633 f  fb_a_dat_in[2]_i_7/O
                         net (fo=1, routed)           1.380    56.013    keyboard0/state_reg[0]_4
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124    56.137 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    56.137    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -56.137    
  -------------------------------------------------------------------
                         slack                                 42.467    

Slack (MET) :             42.521ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.004ns  (logic 2.826ns (40.351%)  route 4.178ns (59.649%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 49.082 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.594    49.082    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.536 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.152    52.688    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.124    52.812 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.679    54.491    douta[5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.615 f  fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           1.346    55.961    ram0/state_reg[0]_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124    56.085 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    56.085    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031    98.606    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                         -56.085    
  -------------------------------------------------------------------
                         slack                                 42.521    

Slack (MET) :             42.642ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.918ns  (logic 2.826ns (40.852%)  route 4.092ns (59.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.201    52.750    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124    52.874 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.718    54.593    douta[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124    54.717 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           1.172    55.889    ram0/state_reg[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124    56.013 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.013    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.079    98.654    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -56.013    
  -------------------------------------------------------------------
                         slack                                 42.642    

Slack (MET) :             43.596ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.902ns  (logic 2.702ns (45.784%)  route 3.200ns (54.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 49.095 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.607    49.095    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.549 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.363    52.912    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124    53.036 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.837    54.873    douta[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124    54.997 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.997    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.436    98.441    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.276    98.563    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -54.997    
  -------------------------------------------------------------------
                         slack                                 43.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.231ns (20.693%)  route 0.885ns (79.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.110    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.329 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.775     0.446    douta[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.491 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.491    fb_a_dat_in[7]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.823    -0.867    clk_cpu
    SLICE_X35Y32         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091     0.055    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.276ns (16.981%)  route 1.349ns (83.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.305    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.260 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.746     0.486    douta[6]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.531 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           0.424     0.955    keyboard0/state_reg[1]_1
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.000 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.000    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091     0.066    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.317ns (18.987%)  route 1.353ns (81.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.315    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.216 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.734     0.518    douta[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.563 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.436     0.999    ram0/state_reg[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.044 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.044    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121     0.096    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.337ns (20.187%)  route 1.332ns (79.813%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.183    -0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.732     0.475    douta[4]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.044     0.519 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.418     0.937    keyboard0/state_reg[1]_7
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.107     1.044 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.044    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.833    -0.857    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.121     0.095    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.317ns (18.694%)  route 1.379ns (81.306%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.176    -0.321    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.711     0.489    douta[5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.534 f  fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           0.491     1.025    ram0/state_reg[0]_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.070 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.070    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.092     0.067    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.317ns (18.238%)  route 1.421ns (81.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.180    -0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.218 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.725     0.507    douta[2]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.552 f  fb_a_dat_in[2]_i_7/O
                         net (fo=1, routed)           0.516     1.068    keyboard0/state_reg[0]_4
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.113    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.856    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.091     0.066    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.276ns (15.055%)  route 1.557ns (84.945%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.300    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.706     0.451    douta[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.496 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           0.667     1.163    keyboard0/state_reg[0]_5
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.208 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.208    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.837    -0.853    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.276    -0.022    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091     0.069    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.317ns (14.918%)  route 1.808ns (85.082%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.556    -0.625    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y21          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.177    -0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.099    -0.221 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.850     0.629    douta[1]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.674 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.781     1.455    keyboard0/state_reg[1]_4
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.500 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.500    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.833    -0.857    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120     0.094    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  1.406    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.168ns,  Total Violation       -0.168ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.432ns  (logic 6.498ns (39.546%)  route 9.934ns (60.454%))
  Logic Levels:           22  (CARRY4=9 LUT2=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.010    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    96.134 r  fb_a_dat_in[1]_i_109/O
                         net (fo=2, routed)           0.520    96.654    fb_a_dat_in[1]_i_109_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.124    96.778 r  fb_a_dat_in[0]_i_49/O
                         net (fo=1, routed)           0.669    97.447    ram0/checksum_reg[4]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    97.571 r  ram0/fb_a_dat_in[0]_i_28/O
                         net (fo=1, routed)           0.414    97.985    ram0/fb_a_dat_in[0]_i_28_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    98.109 f  ram0/fb_a_dat_in[0]_i_14/O
                         net (fo=1, routed)           0.154    98.263    ram0/fb_a_dat_in[0]_i_14_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I3_O)        0.124    98.387 f  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.312    98.699    ram0/fb_a_dat_in[0]_i_4_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    98.823 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.823    ram0_n_75
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X42Y48         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.079    98.654    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -98.822    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.059ns  (logic 7.959ns (49.562%)  route 8.100ns (50.438%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 98.457 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 f  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.473    95.541    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.310    95.851 r  fb_a_dat_in[3]_i_129/O
                         net (fo=1, routed)           0.456    96.307    fb_a_dat_in[3]_i_129_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    96.431 r  fb_a_dat_in[3]_i_80/O
                         net (fo=1, routed)           0.149    96.580    ram0/checksum_reg[11]
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124    96.704 r  ram0/fb_a_dat_in[3]_i_45/O
                         net (fo=1, routed)           0.789    97.493    ram0/fb_a_dat_in[3]_i_45_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124    97.617 r  ram0/fb_a_dat_in[3]_i_20/O
                         net (fo=1, routed)           0.158    97.775    ram0/fb_a_dat_in[3]_i_20_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    97.899 f  ram0/fb_a_dat_in[3]_i_5/O
                         net (fo=1, routed)           0.426    98.326    keyboard0/static_reg[15]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    98.450 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.450    keyboard0_n_27
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.452    98.457    clk_cpu
    SLICE_X48Y49         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.855    
                         clock uncertainty           -0.276    98.579    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.029    98.608    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.608    
                         arrival time                         -98.450    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.081ns  (logic 6.498ns (40.409%)  route 9.583ns (59.591%))
  Logic Levels:           22  (CARRY4=9 LUT2=1 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.010    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    96.134 r  fb_a_dat_in[1]_i_109/O
                         net (fo=2, routed)           0.314    96.448    fb_a_dat_in[1]_i_109_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I1_O)        0.124    96.572 r  fb_a_dat_in[1]_i_57/O
                         net (fo=1, routed)           0.426    96.998    fb_a_dat_in[1]_i_57_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    97.122 r  fb_a_dat_in[1]_i_23/O
                         net (fo=1, routed)           0.531    97.652    ram0/checksum_reg[2]
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.124    97.776 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.282    98.058    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    98.182 r  ram0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.165    98.347    keyboard0/checksum_reg[4]
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    98.471 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.471    keyboard0_n_29
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.439    98.443    clk_cpu
    SLICE_X46Y51         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.841    
                         clock uncertainty           -0.276    98.566    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.077    98.643    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.643    
                         arrival time                         -98.471    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.801ns  (logic 6.374ns (40.340%)  route 9.427ns (59.660%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          1.550    84.397    ram0/Q[5]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    85.034 r  ram0/fb_a_dat_in_reg[2]_i_435/CO[3]
                         net (fo=1, routed)           0.000    85.034    ram0/fb_a_dat_in_reg[2]_i_435_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.151 r  ram0/fb_a_dat_in_reg[2]_i_426/CO[3]
                         net (fo=1, routed)           0.000    85.151    ram0/fb_a_dat_in_reg[2]_i_426_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.268 r  ram0/fb_a_dat_in_reg[2]_i_389/CO[3]
                         net (fo=1, routed)           0.000    85.268    ram0/fb_a_dat_in_reg[2]_i_389_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    85.487 r  ram0/fb_a_dat_in_reg[2]_i_324/O[0]
                         net (fo=9, routed)           0.919    86.406    ram0_n_46
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.295    86.701 r  fb_a_dat_in[2]_i_395/O
                         net (fo=1, routed)           0.000    86.701    fb_a_dat_in[2]_i_395_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.281 r  fb_a_dat_in_reg[2]_i_323/O[2]
                         net (fo=3, routed)           0.653    87.934    fb_a_dat_in_reg[2]_i_323_n_5
    SLICE_X51Y47         LUT4 (Prop_lut4_I1_O)        0.302    88.236 r  fb_a_dat_in[2]_i_387/O
                         net (fo=1, routed)           0.000    88.236    fb_a_dat_in[2]_i_387_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.816 r  fb_a_dat_in_reg[2]_i_318/O[2]
                         net (fo=1, routed)           0.432    89.248    ram0/dat_r_reg[15]_1[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.302    89.550 r  ram0/fb_a_dat_in[2]_i_235/O
                         net (fo=1, routed)           0.000    89.550    ram0/fb_a_dat_in[2]_i_235_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    90.128 r  ram0/fb_a_dat_in_reg[2]_i_167/O[2]
                         net (fo=14, routed)          0.886    91.015    ram0_n_57
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.301    91.316 r  fb_a_dat_in[2]_i_187/O
                         net (fo=10, routed)          0.536    91.851    fb_a_dat_in[2]_i_187_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    91.975 r  fb_a_dat_in[2]_i_189/O
                         net (fo=4, routed)           0.572    92.547    fb_a_dat_in[2]_i_189_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124    92.671 r  fb_a_dat_in[2]_i_146/O
                         net (fo=1, routed)           0.000    92.671    fb_a_dat_in[2]_i_146_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.184 r  fb_a_dat_in_reg[2]_i_98/CO[3]
                         net (fo=13, routed)          1.036    94.220    fb_a_dat_in_reg[2]_i_98_n_0
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.124    94.344 r  fb_a_dat_in[2]_i_170/O
                         net (fo=1, routed)           0.526    94.871    fb_a_dat_in[2]_i_170_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    95.256 r  fb_a_dat_in_reg[2]_i_141/CO[3]
                         net (fo=3, routed)           0.755    96.011    fb_a_dat_in_reg[2]_i_141_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124    96.135 r  fb_a_dat_in[2]_i_97/O
                         net (fo=1, routed)           0.489    96.623    fb_a_dat_in[2]_i_97_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.747 r  fb_a_dat_in[2]_i_57/O
                         net (fo=1, routed)           0.769    97.516    ram0/cursor_reg[5]_6
    SLICE_X47Y44         LUT6 (Prop_lut6_I4_O)        0.124    97.640 r  ram0/fb_a_dat_in[2]_i_18/O
                         net (fo=1, routed)           0.149    97.789    ram0/fb_a_dat_in[2]_i_18_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.913 f  ram0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.154    98.068    keyboard0/dat_r_reg[1]
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    98.192 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    98.192    keyboard0_n_28
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X47Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -98.192    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.542ns  (logic 7.835ns (50.411%)  route 7.707ns (49.589%))
  Logic Levels:           24  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 r  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.475    95.543    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.310    95.853 r  fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.421    96.274    ram0/cursor_reg[2]_rep__1_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.398 r  ram0/fb_a_dat_in[5]_i_13/O
                         net (fo=2, routed)           0.314    96.712    ram0/fb_a_dat_in[5]_i_13_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.836 r  ram0/fb_a_dat_in[4]_i_9/O
                         net (fo=1, routed)           0.403    97.239    ram0/fb_a_dat_in[4]_i_9_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124    97.363 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.446    97.809    keyboard0/cursor_reg[0]_rep_10
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    97.933 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    97.933    keyboard0_n_26
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.447    98.452    clk_cpu
    SLICE_X42Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)        0.081    98.655    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.655    
                         arrival time                         -97.933    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.275ns  (logic 7.959ns (52.106%)  route 7.316ns (47.894%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 f  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.627    95.695    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y48         LUT5 (Prop_lut5_I1_O)        0.310    96.005 r  fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.280    96.284    ram0/dat_r_reg[11]_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    96.408 f  ram0/fb_a_dat_in[6]_i_79/O
                         net (fo=1, routed)           0.159    96.567    ram0/fb_a_dat_in[6]_i_79_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.691 f  ram0/fb_a_dat_in[6]_i_40/O
                         net (fo=1, routed)           0.299    96.990    ram0/fb_a_dat_in[6]_i_40_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    97.114 f  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.149    97.263    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124    97.387 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.154    97.542    keyboard0/cursor_reg[2]_rep__1_3
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.124    97.666 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.666    keyboard0_n_25
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X43Y48         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -97.666    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.143ns  (logic 7.711ns (50.921%)  route 7.432ns (49.079%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X49Y41         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=56, routed)          0.705    83.552    ram0/Q[1]
    SLICE_X49Y41         LUT1 (Prop_lut1_I0_O)        0.124    83.676 r  ram0/fb_a_dat_in[5]_i_224/O
                         net (fo=1, routed)           0.000    83.676    ram0/fb_a_dat_in[5]_i_224_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.226 r  ram0/fb_a_dat_in_reg[5]_i_217/CO[3]
                         net (fo=1, routed)           0.000    84.226    ram0/fb_a_dat_in_reg[5]_i_217_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.340 r  ram0/fb_a_dat_in_reg[5]_i_212/CO[3]
                         net (fo=1, routed)           0.000    84.340    ram0/fb_a_dat_in_reg[5]_i_212_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.454 r  ram0/fb_a_dat_in_reg[5]_i_205/CO[3]
                         net (fo=1, routed)           0.000    84.454    ram0/fb_a_dat_in_reg[5]_i_205_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.767 r  ram0/fb_a_dat_in_reg[5]_i_181/O[3]
                         net (fo=9, routed)           0.838    85.604    ram0_n_27
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.306    85.910 r  fb_a_dat_in[5]_i_200/O
                         net (fo=1, routed)           0.000    85.910    fb_a_dat_in[5]_i_200_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.334 r  fb_a_dat_in_reg[5]_i_175/O[1]
                         net (fo=1, routed)           0.306    86.641    ram0/dat_r_reg[14]_2[0]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.303    86.944 r  ram0/fb_a_dat_in[5]_i_156/O
                         net (fo=1, routed)           0.000    86.944    ram0/fb_a_dat_in[5]_i_156_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.345 r  ram0/fb_a_dat_in_reg[5]_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.345    ram0/fb_a_dat_in_reg[5]_i_135_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.679 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=14, routed)          0.556    88.235    ram0_n_40
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    89.108 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=54, routed)          0.618    89.726    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.313    90.039 r  fb_a_dat_in[5]_i_110/O
                         net (fo=15, routed)          0.484    90.523    fb_a_dat_in[5]_i_110_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    90.647 r  fb_a_dat_in[1]_i_283/O
                         net (fo=3, routed)           0.545    91.192    fb_a_dat_in[1]_i_283_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    91.590 r  fb_a_dat_in_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.001    91.590    fb_a_dat_in_reg[1]_i_214_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.924 r  fb_a_dat_in_reg[1]_i_219/O[1]
                         net (fo=3, routed)           0.637    92.562    fb_a_dat_in_reg[1]_i_219_n_6
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.303    92.865 r  fb_a_dat_in[1]_i_166/O
                         net (fo=1, routed)           0.000    92.865    fb_a_dat_in[1]_i_166_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    93.443 r  fb_a_dat_in_reg[1]_i_102/O[2]
                         net (fo=3, routed)           0.620    94.063    fb_a_dat_in_reg[1]_i_102_n_5
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.301    94.364 r  fb_a_dat_in[5]_i_138/O
                         net (fo=1, routed)           0.338    94.702    fb_a_dat_in[5]_i_138_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    95.068 r  fb_a_dat_in_reg[5]_i_109/CO[2]
                         net (fo=6, routed)           0.475    95.543    fb_a_dat_in_reg[5]_i_109_n_1
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.310    95.853 r  fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.421    96.274    ram0/cursor_reg[2]_rep__1_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124    96.398 r  ram0/fb_a_dat_in[5]_i_13/O
                         net (fo=2, routed)           0.446    96.844    ram0/fb_a_dat_in[5]_i_13_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I3_O)        0.124    96.968 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.442    97.410    ram0/fb_a_dat_in[5]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124    97.534 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    97.534    ram0_n_74
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.448    98.453    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031    98.606    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.606    
                         arrival time                         -97.534    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.893ns  (logic 1.226ns (13.786%)  route 7.667ns (86.214%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           1.084    91.286    keyboard0_n_45
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.380    98.189    state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.189    
                         arrival time                         -91.286    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.893ns  (logic 1.226ns (13.786%)  route 7.667ns (86.214%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           1.084    91.286    keyboard0_n_45
    SLICE_X43Y35         FDRE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.442    98.447    clk_cpu
    SLICE_X43Y35         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.380    98.189    state_reg[3]
  -------------------------------------------------------------------
                         required time                         98.189    
                         arrival time                         -91.286    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.706ns  (logic 1.226ns (14.083%)  route 7.480ns (85.917%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 82.393 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.571    82.393    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518    82.911 f  ram0/dat_r_reg[8]/Q
                         net (fo=76, routed)          5.060    87.971    ram0/Q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124    88.095 r  ram0/message[1][2]_i_5/O
                         net (fo=3, routed)           0.597    88.692    ram0/message[1][2]_i_5_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    88.816 f  ram0/cursor[5]_i_7/O
                         net (fo=2, routed)           0.163    88.979    keyboard0/cursor_reg[0]_rep_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    89.103 r  keyboard0/state[3]_i_7/O
                         net (fo=1, routed)           0.763    89.865    keyboard0/state[3]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    89.989 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    89.989    keyboard0/state[3]_i_3_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    90.201 r  keyboard0/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.897    91.098    keyboard0_n_45
    SLICE_X43Y34         FDRE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         1.441    98.446    clk_cpu
    SLICE_X43Y34         FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.380    98.188    state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.188    
                         arrival time                         -91.098    
  -------------------------------------------------------------------
                         slack                                  7.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.003%)  route 0.740ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.740     0.265    dat_r[5]
    SLICE_X59Y36         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.859    -0.831    clk_cpu
    SLICE_X59Y36         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.276     0.000    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.060     0.060    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.141ns (15.326%)  route 0.779ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X49Y44         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/dat_r_reg[15]/Q
                         net (fo=75, routed)          0.779     0.305    dat_r[15]
    SLICE_X60Y48         FDRE                                         r  abbreviations_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.865    -0.825    clk_cpu
    SLICE_X60Y48         FDRE                                         r  abbreviations_reg[15]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.276     0.006    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.084     0.090    abbreviations_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.872%)  route 0.750ns (80.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.750     0.275    ram0/Q[5]
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  ram0/op0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ram0_n_129
    SLICE_X38Y50         FDRE                                         r  op0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.830    -0.859    clk_cpu
    SLICE_X38Y50         FDRE                                         r  op0_reg[5]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.276    -0.028    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     0.093    op0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.644%)  route 0.760ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=66, routed)          0.760     0.285    dat_r[5]
    SLICE_X50Y42         FDRE                                         r  high_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.075     0.052    high_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            static_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.202%)  route 0.787ns (84.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X51Y44         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ram0/dat_r_reg[13]/Q
                         net (fo=74, routed)          0.787     0.312    dat_r[13]
    SLICE_X62Y47         FDRE                                         r  static_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.867    -0.823    clk_cpu
    SLICE_X62Y47         FDRE                                         r  static_reg[13]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.276     0.008    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.059     0.067    static_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.164ns (18.199%)  route 0.737ns (81.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  ram0/dat_r_reg[4]/Q
                         net (fo=62, routed)          0.737     0.286    dat_r[4]
    SLICE_X50Y48         FDRE                                         r  checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.838    -0.852    clk_cpu
    SLICE_X50Y48         FDRE                                         r  checksum_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.059     0.038    checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.474%)  route 0.769ns (80.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=59, routed)          0.769     0.294    ram0/Q[3]
    SLICE_X57Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.339 r  ram0/op3[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    ram0_n_139
    SLICE_X57Y52         FDRE                                         r  op3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.835    -0.854    clk_cpu
    SLICE_X57Y52         FDRE                                         r  op3_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.091     0.068    op3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.141ns (15.049%)  route 0.796ns (84.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y42         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[7]/Q
                         net (fo=67, routed)          0.796     0.321    dat_r[7]
    SLICE_X50Y42         FDRE                                         r  high_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.063     0.040    high_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.912%)  route 0.790ns (79.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.566    -0.615    ram0/CLK
    SLICE_X50Y43         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  ram0/dat_r_reg[4]/Q
                         net (fo=62, routed)          0.790     0.339    ram0/Q[4]
    SLICE_X56Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.384 r  ram0/op3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.384    ram0_n_140
    SLICE_X56Y53         FDRE                                         r  op3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.834    -0.855    clk_cpu
    SLICE_X56Y53         FDRE                                         r  op3_reg[4]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.121     0.097    op3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            high_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.114%)  route 0.792ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X51Y42         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[6]/Q
                         net (fo=68, routed)          0.792     0.317    dat_r[6]
    SLICE_X50Y42         FDRE                                         r  high_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=470, routed)         0.836    -0.854    clk_cpu
    SLICE_X50Y42         FDRE                                         r  high_reg[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.276    -0.023    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.052     0.029    high_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.288    





