# Day 21 – D and T Flip-Flops

📅 50-Day Verilog HDL Challenge  
📁 Folder: Day-21_FlipFlops  
🛠️ Tool: Xilinx Vivado  
✍️ Modeling: Behavioral (Edge-Triggered)

---

## ✅ D Flip-Flop
- Captures input `D` on rising edge of clock
- Most commonly used FF in digital systems
- Used in registers, shift registers, pipelining

## ✅ T Flip-Flop
- Toggles output `Q` on every clock pulse if `T=1`
- Used in asynchronous and synchronous counters
- Built from JK Flip-Flop

---

## 🧪 Testbench
- Designed and verified using Vivado
- Waveform output confirms expected behavior

---

## 📂 Files
> 🔗 [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
