GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v'
Analyzing included file 'fifo_define.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing included file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\static_macro_define.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing included file 'fifo_parameter.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing included file 'fifo_define.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing included file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\static_macro_define.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing Verilog file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v'
Analyzing included file 'fifo_define.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":1)
Back to file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":1)
Analyzing included file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\static_macro_define.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":2)
Back to file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":2)
Analyzing included file 'fifo_parameter.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":57)
Back to file 'E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":57)
Compiling module 'async_fifo_1024x32b'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":4)
Compiling module '**'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":0)
Extracting RAM for identifier '**'("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":0)
NOTE  (EX0101) : Current top module is "async_fifo_1024x32b"
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0003) : Latch inferred for net 'wfull_val1';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":0)
WARN  (DI0003) : Latch inferred for net 'Full';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\FPGA_workspace\Gowin\Gowin_V1.9.8.11_Education\IDE\ipcore\FIFO_HS\data\fifo_hs.v":0)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\test\Desktop\succeed\ov5640_udp_pc_gao\src\fifo_hs\temp\FIFOHS\fifo_hs.vg" completed
Generate template file "C:\Users\test\Desktop\succeed\ov5640_udp_pc_gao\src\fifo_hs\temp\FIFOHS\fifo_hs_tmp.v" completed
[100%] Generate report file "C:\Users\test\Desktop\succeed\ov5640_udp_pc_gao\src\fifo_hs\temp\FIFOHS\fifo_hs_syn.rpt.html" completed
GowinSynthesis finish
