<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="input_frequency" TYPE="String" DEFAULT_VALUE="0 MHz" />
		<PARAMETER NAME="delay_buffer_mode" TYPE="String" VALUE="low|high" DEFAULT_VALUE="low" />
		<PARAMETER NAME="delay_chain_length" TYPE="Integer" VALUE="6|8|10|12|16" DEFAULT_VALUE="12" />
		<PARAMETER NAME="delayctrlout_mode" TYPE="String" VALUE="normal|static|test" DEFAULT_VALUE="normal" />
		<PARAMETER NAME="jitter_reduction" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="use_upndnin" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="use_upndninclkena" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="dual_phase_comparators" TYPE="String" VALUE="false|true" DEFAULT_VALUE="true" />
		<PARAMETER NAME="sim_valid_lock" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="16" />
		<PARAMETER NAME="sim_valid_lockcount" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="0" />
		<PARAMETER NAME="sim_low_buffer_intrinsic_delay" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="350" />
		<PARAMETER NAME="sim_high_buffer_intrinsic_delay" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="175" />
		<PARAMETER NAME="sim_buffer_delay_increment" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="10" />
		<PARAMETER NAME="static_delay_ctrl" TYPE="Integer" VALUE="0..63" DEFAULT_VALUE="0" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="hardcopyiii_dll" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="clk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="aload" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="upndnin" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="upndninclkena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="dqsupdate" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="upndnout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="offsetdelayctrlclkout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="offsetdelayctrlout" TYPE="OUTPUT" WIDTH="6" DEFAULT_VALUE="0" />
		<PORT NAME="delayctrlout" TYPE="OUTPUT" WIDTH="6" DEFAULT_VALUE="0" />
		<PORT NAME="dffin" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="0" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
