# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do debouncer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:39 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v 
# -- Compiling module debouncer_main
# 
# Top level modules:
# 	debouncer_main
# End time: 19:17:39 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:39 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 19:17:39 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:39 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v 
# -- Compiling module tb_debouncer
# ** Error: (vlog-13069) C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(10): near "@": syntax error, unexpected '@'.
# End time: 19:17:39 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./debouncer_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_..."
do debouncer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:23 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v 
# -- Compiling module debouncer_main
# 
# Top level modules:
# 	debouncer_main
# End time: 19:18:23 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:23 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 19:18:23 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:23 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v 
# -- Compiling module tb_debouncer
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(3): In, out, or inout does not appear in port list: clk.
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(4): In, out, or inout does not appear in port list: btn.
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(6): In, out, or inout does not appear in port list: b_out_down.
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(7): In, out, or inout does not appear in port list: b_out_up.
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(8): In, out, or inout does not appear in port list: b_state.
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(24): (vlog-2110) Illegal reference to net "clk".
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(25): (vlog-2110) Illegal reference to net "btn".
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(26): (vlog-2110) Illegal reference to net "btn".
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(27): (vlog-2110) Illegal reference to net "btn".
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(28): (vlog-2110) Illegal reference to net "btn".
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(29): (vlog-2110) Illegal reference to net "btn".
# End time: 19:18:23 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./debouncer_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_..."
do debouncer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:49 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v 
# -- Compiling module debouncer_main
# 
# Top level modules:
# 	debouncer_main
# End time: 19:19:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:49 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 19:19:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:49 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v 
# -- Compiling module tb_debouncer
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(10): Register is illegal in left-hand side of continuous assignment
# End time: 19:19:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./debouncer_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_..."
do debouncer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:48 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v 
# -- Compiling module debouncer_main
# 
# Top level modules:
# 	debouncer_main
# End time: 19:20:48 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:48 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 19:20:49 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:49 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v 
# -- Compiling module tb_debouncer
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(24): (vlog-2110) Illegal reference to net "clock".
# End time: 19:20:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./debouncer_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_..."
do debouncer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:49 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v 
# -- Compiling module debouncer_main
# 
# Top level modules:
# 	debouncer_main
# End time: 19:21:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:49 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 19:21:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:49 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v 
# -- Compiling module tb_debouncer
# ** Error: C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(10): (vlog-2730) Undefined variable: 'clock'.
# End time: 19:21:49 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./debouncer_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_..."
do debouncer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:50 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer_main.v 
# -- Compiling module debouncer_main
# 
# Top level modules:
# 	debouncer_main
# End time: 19:23:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:50 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 19:23:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer {C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:50 on Feb 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/debouncer" C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v 
# -- Compiling module tb_debouncer
# 
# Top level modules:
# 	tb_debouncer
# End time: 19:23:50 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_debouncer
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_debouncer 
# Start time: 19:23:52 on Feb 20,2022
# Loading work.tb_debouncer
# Loading work.debouncer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation Finished Correctly
# ** Note: $stop    : C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v(34)
#    Time: 50 ps  Iteration: 0  Instance: /tb_debouncer
# Break in Module tb_debouncer at C:/Users/Madera/Documents/Quartus_Workspace/debouncer/tb_debouncer.v line 34
# End time: 20:12:54 on Feb 20,2022, Elapsed time: 0:49:02
# Errors: 0, Warnings: 0
