<stg><name>fill</name>


<trans_list>

<trans id="20" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="2" to="2">
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([38400 x i32]* %buf_r) nounwind, !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @fill_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a) nounwind

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([38400 x i32]* %buf_r, [1 x i8]* @p_str, [7 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond = icmp eq i7 %i, -28

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_1 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp = zext i7 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buf_addr = getelementptr [38400 x i32]* %buf_r, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:2  store i32 %a_read, i32* %buf_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="22" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="23" name="buf_r" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="25" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="26" from="a" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="27" from="_ssdm_op_SpecBitsMap" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="28" from="buf_r" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="30" from="_ssdm_op_SpecTopModule" to="StgValue_5" fromId="29" toId="5">
</dataflow>
<dataflow id="32" from="fill_str" to="StgValue_5" fromId="31" toId="5">
</dataflow>
<dataflow id="34" from="_ssdm_op_Read.s_axilite.i32" to="a_read" fromId="33" toId="6">
</dataflow>
<dataflow id="35" from="a" to="a_read" fromId="22" toId="6">
</dataflow>
<dataflow id="37" from="_ssdm_op_SpecMemCore" to="StgValue_7" fromId="36" toId="7">
</dataflow>
<dataflow id="38" from="buf_r" to="StgValue_7" fromId="23" toId="7">
</dataflow>
<dataflow id="40" from="p_str" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="42" from="p_str1" to="StgValue_7" fromId="41" toId="7">
</dataflow>
<dataflow id="43" from="p_str" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="45" from="StgValue_44" to="StgValue_7" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="p_str" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="47" from="p_str" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="48" from="p_str" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="49" from="p_str" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="50" from="p_str" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="StgValue_8" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="a" to="StgValue_8" fromId="22" toId="8">
</dataflow>
<dataflow id="55" from="p_str2" to="StgValue_8" fromId="54" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_56" to="StgValue_8" fromId="56" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_56" to="StgValue_8" fromId="56" toId="8">
</dataflow>
<dataflow id="59" from="p_str" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="60" from="StgValue_56" to="StgValue_8" fromId="56" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_56" to="StgValue_8" fromId="56" toId="8">
</dataflow>
<dataflow id="62" from="p_str" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="63" from="p_str" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="64" from="p_str" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_56" to="StgValue_8" fromId="56" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_56" to="StgValue_8" fromId="56" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_56" to="StgValue_8" fromId="56" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_56" to="StgValue_8" fromId="56" toId="8">
</dataflow>
<dataflow id="69" from="p_str" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="70" from="p_str" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_71" to="i" fromId="71" toId="10">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="73" from="StgValue_9" to="i" fromId="9" toId="10">
</dataflow>
<dataflow id="74" from="i_1" to="i" fromId="13" toId="10">
<BackEdge/>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="75" from="StgValue_18" to="i" fromId="18" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="76" from="i" to="exitcond" fromId="10" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_77" to="exitcond" fromId="77" toId="11">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="79" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_81" to="empty" fromId="81" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_81" to="empty" fromId="81" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_81" to="empty" fromId="81" toId="12">
</dataflow>
<dataflow id="85" from="i" to="i_1" fromId="10" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="i_1" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="exitcond" to="StgValue_14" fromId="11" toId="14">
</dataflow>
<dataflow id="89" from="i" to="tmp" fromId="10" toId="15">
</dataflow>
<dataflow id="90" from="buf_r" to="buf_addr" fromId="23" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_91" to="buf_addr" fromId="91" toId="16">
</dataflow>
<dataflow id="93" from="tmp" to="buf_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="94" from="a_read" to="StgValue_17" fromId="6" toId="17">
</dataflow>
<dataflow id="95" from="buf_addr" to="StgValue_17" fromId="16" toId="17">
</dataflow>
<dataflow id="96" from="exitcond" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
