Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_div_simple_TB_behav xil_defaultlib.pipeline_div_simple_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/fpga_projects/SDUP/projekt/mi_calculator/mi_calculator.srcs/sources_1/new/pipeline_divider.sv" Line 22. Module divfunc(XLEN=16,STAGE_LIST=16'b0100000001) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/fpga_projects/SDUP/projekt/mi_calculator/mi_calculator.srcs/sources_1/new/pipeline_divider.sv" Line 22. Module divfunc(XLEN=16,STAGE_LIST=16'b0100000001) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divfunc(XLEN=16,STAGE_LIST=16'b0...
Compiling module xil_defaultlib.pipeline_div_simple_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_div_simple_TB_behav
