

================================================================
== Synthesis Summary Report of 'matprod'
================================================================
+ General Information: 
    * Date:           Tue Jan  9 20:32:12 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        first_accel
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+-------+---------------------+-----------+----------+---------------------+---------------------+----------+---------+----------+-----------+-----------+-----+
    |               Modules               | Issue|       |       Latency       |  Latency  | Iteration|                     |         Trip        |          |         |          |           |           |     |
    |               & Loops               | Type | Slack |       (cycles)      |    (ns)   |  Latency |       Interval      |        Count        | Pipelined|  BRAM   |    DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------+------+-------+---------------------+-----------+----------+---------------------+---------------------+----------+---------+----------+-----------+-----------+-----+
    |+ matprod                            |     -|   0.00|                    -|          -|         -|                    -|                    -|        no|  12 (4%)|  26 (10%)|  3821 (3%)|  4507 (7%)|    -|
    | + matprod_Pipeline_1                |     -|   0.00|  2305843009213693952|  4.612e+19|         -|  2305843009213693952|                    -|        no|        -|         -|  252 (~0%)|  144 (~0%)|    -|
    |  o Loop 1                           |     -|  14.60|  2305843009213693952|  4.612e+19|         2|                    1|  2305843009213693951|       yes|        -|         -|          -|          -|    -|
    | + matprod_Pipeline_2                |     -|   0.00|  2305843009213693952|  4.612e+19|         -|  2305843009213693952|                    -|        no|        -|         -|  252 (~0%)|  144 (~0%)|    -|
    |  o Loop 1                           |     -|  14.60|  2305843009213693952|  4.612e+19|         2|                    1|  2305843009213693951|       yes|        -|         -|          -|          -|    -|
    | + matprod_Pipeline_VITIS_LOOP_26_1  |     -|   0.19|                    -|          -|         -|                    -|                    -|        no|        -|   17 (7%)|  1434 (1%)|  1464 (2%)|    -|
    |  o VITIS_LOOP_26_1                  |    II|  14.60|                    -|          -|        15|                    4|                    -|       yes|        -|         -|          -|          -|    -|
    | + matprod_Pipeline_4                |     -|   0.00|  2305843009213693952|  4.612e+19|         -|  2305843009213693952|                    -|        no|        -|         -|  193 (~0%)|  144 (~0%)|    -|
    |  o Loop 1                           |     -|  14.60|  2305843009213693952|  4.612e+19|         3|                    1|  2305843009213693951|       yes|        -|         -|          -|          -|    -|
    +-------------------------------------+------+-------+---------------------+-----------+----------+---------------------+---------------------+----------+---------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_BUS1 | 32         | 7             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_BUS1 | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_BUS1 | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_BUS1 | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_BUS1 | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_BUS1 | m1_1     | 0x10   | 32    | W      | Data signal of m1                |                                                                      |
| s_axi_BUS1 | m1_2     | 0x14   | 32    | W      | Data signal of m1                |                                                                      |
| s_axi_BUS1 | m2_1     | 0x1c   | 32    | W      | Data signal of m2                |                                                                      |
| s_axi_BUS1 | m2_2     | 0x20   | 32    | W      | Data signal of m2                |                                                                      |
| s_axi_BUS1 | m3_1     | 0x28   | 32    | W      | Data signal of m3                |                                                                      |
| s_axi_BUS1 | m3_2     | 0x2c   | 32    | W      | Data signal of m3                |                                                                      |
| s_axi_BUS1 | N1       | 0x34   | 32    | W      | Data signal of N1                |                                                                      |
| s_axi_BUS1 | N2       | 0x3c   | 32    | W      | Data signal of N2                |                                                                      |
| s_axi_BUS1 | N3       | 0x44   | 32    | W      | Data signal of N3                |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| m1       | inout     | double*  |
| m2       | inout     | double*  |
| m3       | inout     | double*  |
| N1       | in        | int      |
| N2       | in        | int      |
| N3       | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+--------------------------------+
| Argument | HW Interface | HW Type   | HW Usage | HW Info                        |
+----------+--------------+-----------+----------+--------------------------------+
| m1       | m_axi_gmem   | interface |          |                                |
| m1       | s_axi_BUS1   | register  | offset   | name=m1_1 offset=0x10 range=32 |
| m1       | s_axi_BUS1   | register  | offset   | name=m1_2 offset=0x14 range=32 |
| m2       | m_axi_gmem   | interface |          |                                |
| m2       | s_axi_BUS1   | register  | offset   | name=m2_1 offset=0x1c range=32 |
| m2       | s_axi_BUS1   | register  | offset   | name=m2_2 offset=0x20 range=32 |
| m3       | m_axi_gmem   | interface |          |                                |
| m3       | s_axi_BUS1   | register  | offset   | name=m3_1 offset=0x28 range=32 |
| m3       | s_axi_BUS1   | register  | offset   | name=m3_2 offset=0x2c range=32 |
| N1       | s_axi_BUS1   | register  |          | name=N1 offset=0x34 range=32   |
| N2       | s_axi_BUS1   | register  |          | name=N2 offset=0x3c range=32   |
| N3       | s_axi_BUS1   | register  |          | name=N3 offset=0x44 range=32   |
+----------+--------------+-----------+----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+------------+------+---------+---------+
| + matprod                             | 26  |        |            |      |         |         |
|   mul_32s_32s_32_1_1_U30              | 3   |        | mul_ln23   | mul  | auto    | 0       |
|   mul_32s_32s_32_1_1_U31              | 3   |        | mul_ln24   | mul  | auto    | 0       |
|   mul_32s_32s_32_1_1_U32              | 3   |        | mul_ln40   | mul  | auto    | 0       |
|  + matprod_Pipeline_1                 | 0   |        |            |      |         |         |
|    empty_26_fu_108_p2                 | -   |        | empty_26   | add  | fabric  | 0       |
|  + matprod_Pipeline_2                 | 0   |        |            |      |         |         |
|    empty_24_fu_108_p2                 | -   |        | empty_24   | add  | fabric  | 0       |
|  + matprod_Pipeline_VITIS_LOOP_26_1   | 17  |        |            |      |         |         |
|    mac_muladd_10s_10s_10s_10_4_1_U11  | 1   |        | mul_ln27   | mul  | dsp48   | 3       |
|    mac_muladd_10s_10s_10s_10_4_1_U11  | 1   |        | add_ln27   | add  | dsp48   | 3       |
|    mac_muladd_10s_10s_10ns_10_4_1_U12 | 1   |        | mul_ln27_1 | mul  | dsp48   | 3       |
|    mac_muladd_10s_10s_10ns_10_4_1_U12 | 1   |        | add_ln27_1 | add  | dsp48   | 3       |
|    dmul_64ns_64ns_64_4_max_dsp_1_U10  | 11  |        | mul        | dmul | maxdsp  | 3       |
|    dadd_64ns_64ns_64_4_full_dsp_1_U9  | 3   |        | add        | dadd | fulldsp | 3       |
|    k_1_fu_174_p2                      | -   |        | k_1        | add  | fabric  | 0       |
|    mac_muladd_10s_10s_10ns_10_4_1_U13 | 1   |        | mul_ln33   | mul  | dsp48   | 3       |
|    mac_muladd_10s_10s_10ns_10_4_1_U13 | 1   |        | add_ln33   | add  | dsp48   | 3       |
|    j_1_fu_190_p2                      | -   |        | j_1        | add  | fabric  | 0       |
|    add_ln35_fu_201_p2                 | -   |        | add_ln35   | add  | fabric  | 0       |
|  + matprod_Pipeline_4                 | 0   |        |            |      |         |         |
|    empty_22_fu_112_p2                 | -   |        | empty_22   | add  | fabric  | 0       |
+---------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+-----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------+------+------+--------+-----------+---------+------+---------+
| + matprod     | 12   | 0    |        |           |         |      |         |
|   m1_buffer_U | 4    | -    |        | m1_buffer | ram_1p  | auto | 1       |
|   m2_buffer_U | 4    | -    |        | m2_buffer | ram_1p  | auto | 1       |
|   m3_buffer_U | 4    | -    |        | m3_buffer | ram_1p  | auto | 1       |
+---------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------+----------------------------------------------+
| Type      | Options                           | Location                                     |
+-----------+-----------------------------------+----------------------------------------------+
| interface | s_axilite port=return bundle=BUS1 | first_accel/matprod.cpp:7 in matprod, return |
| interface | s_axilite port=N1 bundle=BUS1     | first_accel/matprod.cpp:8 in matprod, N1     |
| interface | s_axilite port=N2 bundle=BUS1     | first_accel/matprod.cpp:9 in matprod, N2     |
| interface | s_axilite port=N3 bundle=BUS1     | first_accel/matprod.cpp:10 in matprod, N3    |
| interface | m_axi port = m1 depth=1024/32     | first_accel/matprod.cpp:12 in matprod        |
| interface | m_axi port = m2 depth=1024/32     | first_accel/matprod.cpp:13 in matprod        |
| interface | m_axi port = m3 depth=1024/32     | first_accel/matprod.cpp:14 in matprod        |
+-----------+-----------------------------------+----------------------------------------------+


