// Hz
clock: 1.0e9

// width x height
size: 8x8

// xy or fa
routing: xy

// size (bytes), energy per bit (joule)
local_memory: 32768,3.04E-13

// in Bps
main_memory_bw: 10e9

// row, column
memory_interface:
0,0
0,7
7,0
7,7

// bits
link: 256

// number of MAC,Pool operations per cycle per core
// DianNao paper
opc: 256,256

// clock cycles
router_latency: 3

// energy per bit noc (joule)
// epb_noc: link, router
epb_noc: 1.25E-14,3.32E-14

// energy per bit memory (cacti)
// DianNao paper
epb_mem: 6.60E-12

// energy per operation processing element (joule)
// epop_pe: mac, avg/max
// DianNao paper 485 mW @ 1 GHz 256 MAC/cycle
epop_pe: 2.0e-12,2.0e-12
