PPA Report for priority_encoder_reg.v (Module: priority_encoder_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 24
IO Count: 13
Cell Count: 67

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 533.33 MHz
Reg-to-Reg Critical Path Delay: 1.685 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
