library ieee;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all;

entity division is
 
  port (
			a 	: in  std_logic_vector (0 to 3);
			b 	: in  std_logic_vector (0 to 3);
			c	: out std_logic_vector (0 to 4)
			);
 
end entity;

architecture architec_division of division is
variable temp: in integer;
begin  
process(a,b)
begin
temp: = to_integer(b);
  if temp != 0 then
  c<=(a)/(b);
  else
  c<='z';
  end if;
  end process;
end architecture;
