;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -10, #52
	JMN <-127, 100
	MOV #12, @524
	ADD 30, 9
	MOV -207, <-129
	CMP -207, <-129
	CMP -0, -1
	SUB @127, 106
	SPL <-127, 106
	ADD 210, 0
	ADD 210, 0
	SUB 300, 90
	MOV 0, @2
	SPL <-127, 106
	MOV -51, <-20
	SUB @127, 106
	SUB @-10, <52
	SUB #70, 530
	SLT 700, 300
	MOV 0, @2
	ADD 210, 60
	JMZ -7, @-20
	JMN <-127, 100
	SUB @0, @2
	SUB @127, 106
	SUB @127, 106
	SPL <-127, 100
	SLT 30, 9
	MOV -7, <-20
	SUB @0, @2
	SUB 301, 90
	MOV -7, <-20
	SUB 301, 90
	CMP -0, -1
	SPL 0, <402
	CMP -0, -1
	SUB @121, 106
	CMP -207, <-129
	SPL <127, 106
	SUB @127, 106
	MOV -1, <-20
	ADD 30, 9
	ADD 30, 9
	ADD 30, -0
	MOV -1, <-20
	MOV -7, <-20
