INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_LDPC_buff_top -prj LDPC_buff.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s LDPC_buff 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/AESL_automem_raw_dat9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_raw_dat9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/LDPC_buff.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_LDPC_buff_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/LDPC_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDPC_buff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDCP_data_buffer_mult/solution1/sim/verilog/write_raw_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_raw_data
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.write_raw_data
Compiling module xil_defaultlib.LDPC_buff
Compiling module xil_defaultlib.AESL_automem_raw_dat0
Compiling module xil_defaultlib.AESL_automem_raw_dat1
Compiling module xil_defaultlib.AESL_automem_raw_dat2
Compiling module xil_defaultlib.AESL_automem_raw_dat3
Compiling module xil_defaultlib.AESL_automem_raw_dat4
Compiling module xil_defaultlib.AESL_automem_raw_dat5
Compiling module xil_defaultlib.AESL_automem_raw_dat6
Compiling module xil_defaultlib.AESL_automem_raw_dat7
Compiling module xil_defaultlib.AESL_automem_raw_dat8
Compiling module xil_defaultlib.AESL_automem_raw_dat9
Compiling module xil_defaultlib.AESL_automem_raw_dat10
Compiling module xil_defaultlib.apatb_LDPC_buff_top
Built simulation snapshot LDPC_buff
