// Seed: 1449082633
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  logic id_3;
  logic id_4;
  assign id_2 = 1'b0;
  logic id_5;
endmodule
