<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\amba\apb_mux9.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\amba\axi2apb.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\amba\axi_mux.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\apb_gpio.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\config.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\confreg\confreg.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\godson_mcu_cpu.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\godson_mcu_top.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\godson_rcg_module.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\hpet\hpet.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\i2c\i2c_master_bit_ctrl.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\i2c\i2c_master_byte_ctrl.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\i2c\i2c_slave_bit_ctrl.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\i2c\i2c_slave_byte_ctrl.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\i2c\i2c_top.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\io_tools.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\ip_repo\blk_mem_gen_0\blk_mem_gen_0.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\ip_repo\gowin_pll\gowin_pll.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\la132_top_pack\la132_top_gowin.vp<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\pwm\pwm.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\spi\simple_spi_top.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\spi\spi_fifo4.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\spi\spi_top.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\uart\baudgen.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\uart\uart_rfifo.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\uart\uart_rx.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\uart\uart_tfifo.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\uart\uart_top.v<br>
C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\uart\uart_tx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 11 11:33:43 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>godson_mcu_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 7s, Elapsed time = 0h 0m 8s, Peak memory usage = 1695.133MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 1695.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.609s, Elapsed time = 0h 0m 0.607s, Peak memory usage = 1695.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 1695.133MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.593s, Elapsed time = 0h 0m 0.593s, Peak memory usage = 1695.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 1695.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 1695.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 1695.133MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 1695.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.61s, Peak memory usage = 1695.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.362s, Peak memory usage = 1695.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 1695.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.401s, Peak memory usage = 1695.133MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 1695.133MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 19s, Elapsed time = 0h 0m 20s, Peak memory usage = 1695.133MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3720</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>113</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2889</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>627</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>68</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>12710</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1084</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>3464</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>8130</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT5</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1024</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>1024</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>675</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>675</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP2</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>68</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>14474(13787 LUT, 675 ALU, 2 RAM16) / 138240</td>
<td>11%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3720 / 139140</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>68 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3652 / 139140</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>68 / 340</td>
<td>20%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>CLK50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>CLK50M_ibuf/I </td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>LJTAG_TCK_ibuf/I </td>
</tr>
<tr>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n6_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n6_s2/O </td>
</tr>
<tr>
<td>A_gpio/n4_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>A_gpio/n4_s2/F </td>
</tr>
<tr>
<td>A_pwm/n101_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>A_pwm/n101_s1/F </td>
</tr>
<tr>
<td>A_timer/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>A_timer/re_s1/F </td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.0</td>
<td>0.000</td>
<td>62.500</td>
<td>CLK50M_ibuf/I</td>
<td>CLK50M</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK50M</td>
<td>50.0(MHz)</td>
<td>165.9(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LJTAG_TCK</td>
<td>100.0(MHz)</td>
<td>184.0(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>8.0(MHz)</td>
<td>51.0(MHz)</td>
<td>30</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3342</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>2.710</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>3.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n672_s12/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>A_pwm/n672_s12/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n703_s8/I1</td>
</tr>
<tr>
<td>5.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n703_s8/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n703_s6/I1</td>
</tr>
<tr>
<td>6.541</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n703_s6/F</td>
</tr>
<tr>
<td>6.747</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/rdata_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>A_pwm/rdata_0_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>A_pwm/rdata_0_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>A_pwm/rdata_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.855</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.668, 64.342%; route: 1.650, 28.947%; tC2Q: 0.382, 6.711%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3342</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>2.710</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>3.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n672_s12/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>A_pwm/n672_s12/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n702_s8/I1</td>
</tr>
<tr>
<td>5.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n702_s8/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n702_s6/I1</td>
</tr>
<tr>
<td>6.541</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n702_s6/F</td>
</tr>
<tr>
<td>6.747</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/rdata_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>A_pwm/rdata_1_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.855</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.668, 64.342%; route: 1.650, 28.947%; tC2Q: 0.382, 6.711%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3342</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>2.710</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>3.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n672_s12/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>A_pwm/n672_s12/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n701_s8/I1</td>
</tr>
<tr>
<td>5.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n701_s8/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n701_s6/I1</td>
</tr>
<tr>
<td>6.541</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n701_s6/F</td>
</tr>
<tr>
<td>6.747</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/rdata_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>A_pwm/rdata_2_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>A_pwm/rdata_2_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>A_pwm/rdata_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.855</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.668, 64.342%; route: 1.650, 28.947%; tC2Q: 0.382, 6.711%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3342</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>2.710</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>3.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n672_s12/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>A_pwm/n672_s12/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n700_s8/I1</td>
</tr>
<tr>
<td>5.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n700_s8/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n700_s6/I1</td>
</tr>
<tr>
<td>6.541</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n700_s6/F</td>
</tr>
<tr>
<td>6.747</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/rdata_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>A_pwm/rdata_3_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>A_pwm/rdata_3_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>A_pwm/rdata_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.855</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.668, 64.342%; route: 1.650, 28.947%; tC2Q: 0.382, 6.711%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3342</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>2.710</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>3.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n672_s12/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>A_pwm/n672_s12/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n699_s8/I1</td>
</tr>
<tr>
<td>5.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n699_s8/F</td>
</tr>
<tr>
<td>5.973</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n699_s6/I1</td>
</tr>
<tr>
<td>6.541</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/n699_s6/F</td>
</tr>
<tr>
<td>6.747</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>A_pwm/rdata_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>A_pwm/rdata_4_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>A_pwm/rdata_4_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>A_pwm/rdata_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.855</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.668, 64.342%; route: 1.650, 28.947%; tC2Q: 0.382, 6.711%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
