,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/bsc-loca/sargantana.git,2023-11-06 19:16:59+00:00,,3,bsc-loca/sargantana,715253635,SystemVerilog,sargantana,4473,60,2024-04-08 08:38:42+00:00,[],
1,https://github.com/MiSTer-devel/Saturn_MiSTer.git,2023-10-10 08:36:21+00:00,Sega Saturn for MiSTer,12,MiSTer-devel/Saturn_MiSTer,702908935,SystemVerilog,Saturn_MiSTer,7983,45,2024-04-08 11:21:04+00:00,[],None
2,https://github.com/bsc-loca/core_tile.git,2023-11-06 22:39:37+00:00,,1,bsc-loca/core_tile,715317758,SystemVerilog,core_tile,522,8,2024-04-02 19:13:58+00:00,[],
3,https://github.com/AndreyyTs/GDD_MCU.git,2023-10-10 20:36:23+00:00,,0,AndreyyTs/GDD_MCU,703222100,SystemVerilog,GDD_MCU,2000,7,2024-02-08 16:39:19+00:00,"['gdd', 'gdd-methodology', 'g-code']",
4,https://github.com/MikeCovrado/GettingVerilatorStartedWithUVM.git,2023-11-02 19:31:24+00:00,Simple UVM environment for experimenting with Verilator.,1,MikeCovrado/GettingVerilatorStartedWithUVM,713567135,SystemVerilog,GettingVerilatorStartedWithUVM,31,6,2024-04-09 04:43:42+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/sifferman/calculator.git,2023-10-23 02:39:30+00:00,This project serves as a recreation of the chip-on-board found in most basic 8-digit calculators.,1,sifferman/calculator,708611983,SystemVerilog,calculator,76,4,2023-11-30 06:40:59+00:00,[],None
6,https://github.com/zayamtariq/OOO-Processor-in-SystemVerilog.git,2023-10-30 16:48:13+00:00,"A simple, single-cycle RISC-V (RV32IM) processor taken to the limits...",1,zayamtariq/OOO-Processor-in-SystemVerilog,712030532,SystemVerilog,OOO-Processor-in-SystemVerilog,54827,4,2023-12-21 23:21:17+00:00,[],None
7,https://github.com/robotman2412/boa-risc-v.git,2023-11-05 10:31:34+00:00,My second attempt at a RISC-V CPU with learnings form my previous attempt.,0,robotman2412/boa-risc-v,714592969,SystemVerilog,boa-risc-v,584,4,2024-04-09 04:47:57+00:00,"['cpu', 'open-source-hardware', 'risc-v', 'systemverilog']",
8,https://github.com/oscc-ip/sram.git,2023-10-28 10:56:00+00:00,An AXI4-based SRAM Controller,0,oscc-ip/sram,711144363,SystemVerilog,sram,95,4,2024-03-08 07:35:55+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
9,https://github.com/yasirueranda/RV32I-Based-5Stage-Pipelined-Processor.git,2023-10-19 12:14:52+00:00,,0,yasirueranda/RV32I-Based-5Stage-Pipelined-Processor,707197072,SystemVerilog,RV32I-Based-5Stage-Pipelined-Processor,10942,3,2024-01-01 03:06:49+00:00,[],None
10,https://github.com/Miical/uvm-cache.git,2023-10-18 12:23:19+00:00,UVM based NutShell Cache authentication platform,0,Miical/uvm-cache,706679188,SystemVerilog,uvm-cache,173,3,2024-04-02 09:49:59+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
11,https://github.com/SahilPrabhu/SV_Practice.git,2023-10-10 16:05:02+00:00,,0,SahilPrabhu/SV_Practice,703112395,SystemVerilog,SV_Practice,2,3,2023-11-25 14:37:04+00:00,[],None
12,https://github.com/huangxc6/SPI_MS.git,2023-11-03 03:18:56+00:00,"Final Project - Fa23 (a “SPI_MS Chip” that allows full-duplex, synchronous, serial communication between the Chip and peripherals.)",0,huangxc6/SPI_MS,713689715,SystemVerilog,SPI_MS,31243,3,2024-02-26 02:36:16+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/mohamedElbouazzati/CV32E41P-Diwall-FPGA.git,2023-11-02 16:19:48+00:00,FPGA cost implementation for the CV32E41P with Diwall,0,mohamedElbouazzati/CV32E41P-Diwall-FPGA,713492245,SystemVerilog,CV32E41P-Diwall-FPGA,22,3,2023-12-23 14:25:44+00:00,[],None
14,https://github.com/anh60/AES-HWPE.git,2023-10-23 15:39:44+00:00,,0,anh60/AES-HWPE,708892742,SystemVerilog,AES-HWPE,15092,2,2023-12-04 20:57:24+00:00,[],None
15,https://github.com/oscc-ip/spi.git,2023-11-01 07:51:23+00:00,An APB4-based SPI Controller,0,oscc-ip/spi,712792429,SystemVerilog,spi,104,2,2024-01-30 12:38:31+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
16,https://github.com/JakodYuan/SVK-CRG-TEST.git,2023-10-09 10:36:49+00:00,,0,JakodYuan/SVK-CRG-TEST,702447949,SystemVerilog,SVK-CRG-TEST,54,2,2024-04-02 15:06:12+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/oscc-ip/uart.git,2023-10-28 05:55:11+00:00,An APB4-based UART Controller,0,oscc-ip/uart,711069628,SystemVerilog,uart,55,2,2024-02-20 15:33:30+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
18,https://github.com/w8ste/Single-Cycle-Processor.git,2023-10-10 11:01:30+00:00,"A single cycle processor, written in System Verilog",0,w8ste/Single-Cycle-Processor,702971830,SystemVerilog,Single-Cycle-Processor,13487,2,2023-10-27 15:55:09+00:00,[],None
19,https://github.com/dolphingarlic/feline-programmable-gate-array.git,2023-10-27 01:05:05+00:00,6.2050 Fall 2023 Final Project,1,dolphingarlic/feline-programmable-gate-array,710566633,SystemVerilog,feline-programmable-gate-array,10506,2,2023-12-06 05:42:52+00:00,[],None
20,https://github.com/SEU-MSLab/MP.git,2023-11-04 13:22:44+00:00,The software and hardware implementation of Memory Polynomial algorithm,0,SEU-MSLab/MP,714287831,SystemVerilog,MP,334,2,2024-02-28 05:10:03+00:00,[],None
21,https://github.com/ucb-bar/caliptra-aes-acc.git,2023-11-02 18:27:55+00:00,,0,ucb-bar/caliptra-aes-acc,713544063,SystemVerilog,caliptra-aes-acc,123,2,2024-02-28 04:31:40+00:00,[],https://api.github.com/licenses/bsd-3-clause
22,https://github.com/hamza-akhtar-dev/processor-design-lab.git,2023-10-07 11:08:14+00:00,,0,hamza-akhtar-dev/processor-design-lab,701717779,SystemVerilog,processor-design-lab,18,2,2023-12-14 07:01:00+00:00,[],None
23,https://github.com/guttatus/uvm_multiplier.git,2023-10-24 09:43:04+00:00,N位移位累加乘法器及其UVM验证环境,0,guttatus/uvm_multiplier,709230302,SystemVerilog,uvm_multiplier,12,2,2024-01-05 06:24:19+00:00,[],None
24,https://github.com/serge0699/vfa.git,2023-10-19 20:38:30+00:00,Репозиторий канала Verification For All,0,serge0699/vfa,707405399,SystemVerilog,vfa,301,2,2024-02-02 17:10:56+00:00,[],https://api.github.com/licenses/cc-by-sa-4.0
25,https://github.com/DenizzzGuzell/SPI_VIP.git,2023-10-24 08:23:01+00:00,Verification IP of fully parameterized 4 modes SPI,0,DenizzzGuzell/SPI_VIP,709200138,SystemVerilog,SPI_VIP,43,2,2024-02-22 07:38:19+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/shihlings/cpen211-labs.git,2023-10-16 02:26:18+00:00,CPEN 211 - Computer Systems I Labs,0,shihlings/cpen211-labs,705441828,SystemVerilog,cpen211-labs,76987,2,2023-12-20 19:51:47+00:00,[],None
27,https://github.com/oscc-ip/crc.git,2023-10-24 11:05:46+00:00,An APB4-based CRC Controller,0,oscc-ip/crc,709260176,SystemVerilog,crc,44,1,2023-12-12 13:20:38+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
28,https://github.com/GyanepsaaS/TT_synth_GyanepsaaS.git,2023-10-31 22:51:09+00:00,,0,GyanepsaaS/TT_synth_GyanepsaaS,712652550,SystemVerilog,TT_synth_GyanepsaaS,61,1,2023-11-03 13:03:17+00:00,[],https://api.github.com/licenses/apache-2.0
29,https://github.com/ohmsha/SystemVerilogNyumon.git,2023-10-10 02:00:59+00:00,,0,ohmsha/SystemVerilogNyumon,702776989,SystemVerilog,SystemVerilogNyumon,169,1,2023-11-23 22:09:41+00:00,[],None
30,https://github.com/KaseyHDL/sap-computer.git,2023-10-26 21:39:57+00:00,"The goal of this project is to model the SAP (Simple As Possible) Computer in ""Digital Computer Electronics"" (Malvino, Brown) in gate-level SystemVerilog.",0,KaseyHDL/sap-computer,710520691,SystemVerilog,sap-computer,1255,1,2023-10-27 13:03:35+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/Engineer-Ayesha-Shafique/Generalized-Elevator-Control-System-Using-System-Verilog.git,2023-10-21 06:48:04+00:00,Design a System Verilog FSM for an elevator control system. The system should control the movement of an elevator in a multi-story  building.,0,Engineer-Ayesha-Shafique/Generalized-Elevator-Control-System-Using-System-Verilog,707981075,SystemVerilog,Generalized-Elevator-Control-System-Using-System-Verilog,3232,1,2023-10-21 10:16:47+00:00,"['elevator', 'elevator-control-system']",None
32,https://github.com/maximilianheer/coyote_dev.git,2023-11-02 12:24:19+00:00,,0,maximilianheer/coyote_dev,713388154,SystemVerilog,coyote_dev,17141,1,2023-11-09 12:43:21+00:00,[],https://api.github.com/licenses/mit
33,https://github.com/salunkead/Constraint-Problems.git,2023-11-07 10:28:25+00:00,"In this repository,i have solved constraint problems",0,salunkead/Constraint-Problems,715529970,SystemVerilog,Constraint-Problems,70,1,2023-12-27 05:31:09+00:00,[],None
34,https://github.com/Matthew-Lund/FPGA-SAT-Solver-MQP.git,2023-10-27 15:15:09+00:00,,0,Matthew-Lund/FPGA-SAT-Solver-MQP,710852656,SystemVerilog,FPGA-SAT-Solver-MQP,7056,1,2024-03-11 07:33:28+00:00,[],None
35,https://github.com/matthewcaren/aurras.git,2023-10-31 23:51:22+00:00,Active environmental noise cancellation using an FPGA,0,matthewcaren/aurras,712665625,SystemVerilog,aurras,2961,1,2024-04-05 21:28:25+00:00,"['fpga', 'noise-cancellation', 'active-noise-control']",https://api.github.com/licenses/mit
36,https://github.com/mohamedtareq24/DSP_Custom_AXI_IPs.git,2023-10-08 16:29:41+00:00,Work under progress.,0,mohamedtareq24/DSP_Custom_AXI_IPs,702148342,SystemVerilog,DSP_Custom_AXI_IPs,2018,1,2024-03-27 01:39:20+00:00,[],None
37,https://github.com/markshinyounglee/ECE189ProcessorProject.git,2023-11-02 21:56:24+00:00,"In EC ENGR 189 at UCLA, we implement two-issue out-of-order processor",0,markshinyounglee/ECE189ProcessorProject,713610747,SystemVerilog,ECE189ProcessorProject,47,1,2024-01-11 20:17:06+00:00,[],https://api.github.com/licenses/apache-2.0
38,https://github.com/GavinAndrews/konamicustoms.git,2023-11-07 20:21:29+00:00,Konami Customs for Arcade Games,0,GavinAndrews/konamicustoms,715780148,SystemVerilog,konamicustoms,84568,1,2023-11-28 11:23:11+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/farship/SystemVerilog.git,2023-10-31 14:39:07+00:00,EE20021,0,farship/SystemVerilog,712473811,SystemVerilog,SystemVerilog,57284,1,2023-12-08 15:12:33+00:00,[],None
40,https://github.com/Valen1402/Systolic-Array-for-Matrix-Multiplication.git,2023-10-13 23:44:02+00:00,An accelerator with systolic MAC array to compute matrix multiplication,0,Valen1402/Systolic-Array-for-Matrix-Multiplication,704731096,SystemVerilog,Systolic-Array-for-Matrix-Multiplication,38,1,2024-03-11 15:40:35+00:00,[],None
41,https://github.com/rohitupari4321/SystemVerilog-Codes.git,2023-10-15 18:11:17+00:00,Verified some of the RTL Designs in SystemVerilog,0,rohitupari4321/SystemVerilog-Codes,705332191,SystemVerilog,SystemVerilog-Codes,1323,1,2023-12-06 17:08:20+00:00,[],None
42,https://github.com/EngAhmed21/SPI-using-UVM.git,2023-11-02 01:11:53+00:00,Implementation of Serial Peripheral Interface (SPI) communication protocol using SystemVerilog and the verification is done using Universal Verification Methodology (UVM),0,EngAhmed21/SPI-using-UVM,713165740,SystemVerilog,SPI-using-UVM,31,1,2024-01-30 08:31:22+00:00,[],None
43,https://github.com/salunkead/Functional-Coverage-Practice.git,2023-11-07 06:17:27+00:00,"In this Repository, I have covered all the concepts of functional coverage with code.",0,salunkead/Functional-Coverage-Practice,715436527,SystemVerilog,Functional-Coverage-Practice,93,1,2023-12-26 11:40:42+00:00,[],None
44,https://github.com/Dvir1992/qpsk-integrated-with-fifo.git,2023-11-06 02:04:31+00:00,"A module that receives an input stream of QPSK Symbols, de-map them and deliver an output stream of Bytes through fifo representing ASCII characters composing a readable text message.",0,Dvir1992/qpsk-integrated-with-fifo,714864497,SystemVerilog,qpsk-integrated-with-fifo,426,1,2023-11-08 07:37:37+00:00,[],None
45,https://github.com/jakujobi/BitBlaster_10bit_Processor.git,2023-11-01 20:47:12+00:00,"Welcome to the BitBlaster_10bit_Processor! Our custom-designed 10-bit processor, crafted meticulously as part of a project for a Digital Logic Design course at South Dakota State University.",0,jakujobi/BitBlaster_10bit_Processor,713098816,SystemVerilog,BitBlaster_10bit_Processor,189376,1,2023-11-27 04:54:13+00:00,"['de10-lite', 'digital-design', 'fpga', 'processor', 'processor-design', 'processors', 'quartus', 'quartus-prime', 'systemverilog', 'jakujobi']",https://api.github.com/licenses/gpl-3.0
46,https://github.com/PINKISHIVA/functional_cov.git,2023-10-28 14:04:18+00:00,,0,PINKISHIVA/functional_cov,711198345,SystemVerilog,functional_cov,4,1,2023-10-28 16:20:47+00:00,[],None
47,https://github.com/CroosJJSE/UART-Implementation-Using-FPGA.git,2023-10-06 11:22:59+00:00,"This is a group assignment done under the module EN2111 Electronic Circuit Design, Semester 4, Department of Electronic & Telecommunication Engineering, University of Moratuwa, Sri Lanka.",0,CroosJJSE/UART-Implementation-Using-FPGA,701309737,SystemVerilog,UART-Implementation-Using-FPGA,7,1,2023-10-06 11:50:37+00:00,[],None
48,https://github.com/Eyrehu/UVM_ISP.git,2023-10-11 14:54:52+00:00,,0,Eyrehu/UVM_ISP,703605511,SystemVerilog,UVM_ISP,1187,1,2023-12-22 04:05:33+00:00,[],None
49,https://github.com/shinnosukeono/cpuex2023-group8.git,2023-10-03 04:49:07+00:00,,0,shinnosukeono/cpuex2023-group8,699661965,SystemVerilog,cpuex2023-group8,246707,1,2024-02-18 08:41:41+00:00,[],None
50,https://github.com/randika-perera/32-Bit-Non-Pipelined-Single-Cycle-Processor-based-on-RISC-V-ISA.git,2023-10-29 10:25:30+00:00,,0,randika-perera/32-Bit-Non-Pipelined-Single-Cycle-Processor-based-on-RISC-V-ISA,711456778,SystemVerilog,32-Bit-Non-Pipelined-Single-Cycle-Processor-based-on-RISC-V-ISA,137323,1,2023-12-08 07:38:30+00:00,[],None
51,https://github.com/salunkead/Basic-Digital-Circuit-Assertions.git,2023-11-06 10:50:59+00:00,"In this repository,I have covered assertion based verification of basic digital circuits.",0,salunkead/Basic-Digital-Circuit-Assertions,715033226,SystemVerilog,Basic-Digital-Circuit-Assertions,62,1,2023-12-26 11:40:44+00:00,[],None
52,https://github.com/Samee030/Router.git,2023-10-08 07:34:23+00:00,Router 1x3,0,Samee030/Router,701997309,SystemVerilog,Router,38,1,2024-02-01 07:32:59+00:00,[],None
53,https://github.com/Magista08/EECS-470-Final-Project.git,2023-10-08 18:55:10+00:00,This is the final project to build P6 processor with the group members,1,Magista08/EECS-470-Final-Project,702191697,SystemVerilog,EECS-470-Final-Project,325,1,2024-03-06 05:35:55+00:00,[],None
54,https://github.com/alexwonseokcho/ece253_lab.git,2023-10-16 04:36:20+00:00,Lab material for ECE253 Digital and Computer Systems utilizing System Verilog,0,alexwonseokcho/ece253_lab,705473021,SystemVerilog,ece253_lab,3453,1,2023-12-21 05:38:04+00:00,[],None
55,https://github.com/oscc-ip/i2c.git,2023-10-21 10:18:07+00:00,An APB4-based I2C Controller,0,oscc-ip/i2c,708033026,SystemVerilog,i2c,76,1,2023-10-24 12:33:51+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
56,https://github.com/jakujobi/PR1_Vending_Machine.git,2023-10-09 03:26:09+00:00,Tomato Vending Machine Simulator for Digital Logic Project FA 2023,2,jakujobi/PR1_Vending_Machine,702297531,SystemVerilog,PR1_Vending_Machine,34648,1,2023-10-09 05:41:43+00:00,[],https://api.github.com/licenses/gpl-3.0
57,https://github.com/slmnemo/e155snakevga.git,2023-10-31 10:08:14+00:00,Snake on the E155 uPs dev board v4 at Harvey Mudd College,1,slmnemo/e155snakevga,712358519,SystemVerilog,e155snakevga,19508,1,2023-12-08 21:22:06+00:00,[],https://api.github.com/licenses/gpl-3.0
58,https://github.com/cooljoseph1/bitnet.git,2023-10-09 01:53:16+00:00,Single bit neural networks,0,cooljoseph1/bitnet,702276543,SystemVerilog,bitnet,26297,1,2023-12-15 19:53:24+00:00,[],None
59,https://github.com/vaibhavirastogi/GPIO_UVC.git,2023-10-19 21:28:40+00:00,General Purpose IO -based Universal Verification Component Code ,0,vaibhavirastogi/GPIO_UVC,707419909,SystemVerilog,GPIO_UVC,564,1,2023-10-19 21:48:26+00:00,[],None
60,https://github.com/kerrycliu/cpu_in_verilog.git,2023-10-18 19:40:56+00:00,CPU in Verilog,0,kerrycliu/cpu_in_verilog,706876917,SystemVerilog,cpu_in_verilog,284,1,2023-11-13 01:03:42+00:00,[],None
61,https://github.com/yassinelkashef/Design-and-UVM-Verification-of-an-ALU.git,2023-11-01 16:19:35+00:00,Design-and-UVM-Verification-of-an-ALU,0,yassinelkashef/Design-and-UVM-Verification-of-an-ALU,712996276,SystemVerilog,Design-and-UVM-Verification-of-an-ALU,10,1,2023-11-14 06:22:41+00:00,[],None
62,https://github.com/L-add7/UVM_add.git,2023-10-24 08:57:52+00:00,uvm_learn,0,L-add7/UVM_add,709213494,SystemVerilog,UVM_add,16092,1,2023-10-29 08:01:52+00:00,[],None
63,https://github.com/SasiniWanigathunga/Single_Cycle_RISCV_Processor.git,2023-10-11 22:48:26+00:00,,0,SasiniWanigathunga/Single_Cycle_RISCV_Processor,703779445,SystemVerilog,Single_Cycle_RISCV_Processor,2279,1,2023-12-08 18:29:15+00:00,[],None
64,https://github.com/Iris-WQP/TT_SV1.git,2023-10-26 03:56:59+00:00,,0,Iris-WQP/TT_SV1,710118551,SystemVerilog,TT_SV1,124,1,2023-12-19 05:35:18+00:00,[],None
65,https://github.com/oscc-ip/rng.git,2023-10-22 07:00:17+00:00,An APB4-based Random Number Generator,0,oscc-ip/rng,708310728,SystemVerilog,rng,29,1,2023-10-24 12:33:42+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
66,https://github.com/cncherisher/crazyfpga.git,2023-10-13 12:46:37+00:00,《基于MATLAB与FPGA的图像处理教程》学习代码,0,cncherisher/crazyfpga,704522971,SystemVerilog,crazyfpga,1414,1,2023-12-29 04:20:39+00:00,[],https://api.github.com/licenses/gpl-3.0
67,https://github.com/oscc-ip/wdg.git,2023-10-15 08:14:46+00:00,An APB4-based WatchDog Controller,0,oscc-ip/wdg,705164782,SystemVerilog,wdg,38,1,2023-10-24 12:33:53+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
68,https://github.com/hglee/AlchitryAuFpgaExample.git,2023-11-04 05:12:17+00:00,Alchitry Au FPGA Board Example Project,1,hglee/AlchitryAuFpgaExample,714166271,SystemVerilog,AlchitryAuFpgaExample,5039,1,2024-03-13 11:49:12+00:00,"['alchitry', 'alchitry-au', 'artix-7', 'ddr', 'example-project', 'fifo', 'fpga', 'ft600', 'microblaze-mcs', 'systemverilog', 'uart']",https://api.github.com/licenses/bsd-3-clause
69,https://github.com/oscc-ip/clint.git,2023-10-05 12:17:14+00:00,An APB4-based or AXI4-lite Clint,0,oscc-ip/clint,700847085,SystemVerilog,clint,37,1,2023-10-07 11:30:59+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
70,https://github.com/JerryFishY/zkp_accelarator.git,2023-10-18 05:24:01+00:00,,0,JerryFishY/zkp_accelarator,706513940,SystemVerilog,zkp_accelarator,1101,1,2023-10-24 16:18:41+00:00,[],None
71,https://github.com/bsc-loca/instruction_cache.git,2023-11-06 19:15:01+00:00,,0,bsc-loca/instruction_cache,715252901,SystemVerilog,instruction_cache,29,1,2024-01-02 02:00:03+00:00,[],
72,https://github.com/oscc-ip/rcu.git,2023-10-08 10:59:06+00:00,A Reset and Clock Unit,0,oscc-ip/rcu,702050961,SystemVerilog,rcu,28,1,2023-10-25 13:21:05+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
73,https://github.com/manxoh/AXIS_skid_buffer.git,2023-11-02 09:48:31+00:00,AXI Stream Skid Buffer,0,manxoh/AXIS_skid_buffer,713326787,SystemVerilog,AXIS_skid_buffer,9,1,2024-02-10 13:08:44+00:00,[],None
74,https://github.com/OmerBibi/Road-Fighter-FPGA.git,2023-11-01 22:21:23+00:00,"Road Fighter game, written in SystemVerilog and designed using Intel Quartus. The games runs on FPGA with VGA monitor and keyboard (only numpad is required). Created as a final project in 'Lab for Electrical Engineering 1' at The Technion.",0,OmerBibi/Road-Fighter-FPGA,713125513,SystemVerilog,Road-Fighter-FPGA,1081,1,2024-03-13 05:40:42+00:00,[],None
75,https://github.com/will-arden/skylark-v.git,2023-10-18 17:49:44+00:00,A 4-stage RISC-V CPU which features a hardware acceleration unit for Binarized Neural Network (BNN) inference operations.,0,will-arden/skylark-v,706833025,SystemVerilog,skylark-v,40666,1,2024-03-30 16:36:51+00:00,[],None
76,https://github.com/rjoshi2002/JTAG_socet.git,2023-10-26 22:36:17+00:00,JTAG senior design team SOCET,0,rjoshi2002/JTAG_socet,710534155,SystemVerilog,JTAG_socet,10487,1,2023-11-02 21:17:30+00:00,[],None
77,https://github.com/EdisonLam-USYD/Parameterised-Multiprecision-CNN.git,2023-10-13 01:53:13+00:00,Final version of the multiprecision convolutional neural network thesis project. ,0,EdisonLam-USYD/Parameterised-Multiprecision-CNN,704310489,SystemVerilog,Parameterised-Multiprecision-CNN,57860,1,2023-10-13 02:08:20+00:00,[],None
78,https://github.com/ivanMilin/Formalna-verifikacija.git,2023-10-30 23:52:37+00:00,Predmet sa master studija,0,ivanMilin/Formalna-verifikacija,712170500,SystemVerilog,Formalna-verifikacija,24,1,2024-02-04 03:17:47+00:00,['systemverilog'],None
79,https://github.com/oscc-ip/plic.git,2023-10-08 02:42:02+00:00,An APB4-based PLIC,0,oscc-ip/plic,701939286,SystemVerilog,plic,72,1,2023-10-24 12:34:29+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
80,https://github.com/oscc-ip/pwm.git,2023-10-05 10:38:28+00:00,An APB4-based PWM Controller,0,oscc-ip/pwm,700809044,SystemVerilog,pwm,40,1,2023-10-24 12:33:34+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
81,https://github.com/Engineer-Ayesha-Shafique/RISC-V-Single-Cycle-Processor.git,2023-10-18 03:29:50+00:00,"This is a Single Cycle processor running the RV32I implementation, hence a 32-bit CPU, written in SystemVerilog.",0,Engineer-Ayesha-Shafique/RISC-V-Single-Cycle-Processor,706483246,SystemVerilog,RISC-V-Single-Cycle-Processor,8950,1,2024-01-07 12:57:34+00:00,"['risc-v', 'rv32i', 'single-cycle-processor', 'risc-v-single-cycle-processor']",None
82,https://github.com/petarstamenkovic/FormalVerification.git,2023-11-02 10:39:28+00:00,Master Year - Formal Verification - JasperGold used,0,petarstamenkovic/FormalVerification,713347159,SystemVerilog,FormalVerification,14,1,2023-12-26 18:42:23+00:00,[],None
83,https://github.com/cscrosati98/SystemVerilog-ALU.git,2023-10-11 20:26:14+00:00,ALU created for Advanced Digital Design,0,cscrosati98/SystemVerilog-ALU,703742106,SystemVerilog,SystemVerilog-ALU,287,1,2023-10-11 20:28:40+00:00,[],None
84,https://github.com/Kholoud-Ebrahim/APB_Register_File.git,2023-11-01 15:06:40+00:00,UVM based Verification of APB Register File. The UVM Env includes RAL Model. The simulation results contain functional and code coverage reports.,0,Kholoud-Ebrahim/APB_Register_File,712963847,SystemVerilog,APB_Register_File,349,1,2023-12-19 01:27:28+00:00,[],None
85,https://github.com/nachmay/prossesor-.git,2023-10-31 09:05:37+00:00,,0,nachmay/prossesor-,712333369,SystemVerilog,prossesor-,25,0,2023-10-31 10:58:10+00:00,[],None
86,https://github.com/RupamSen/Smart-Traffic-Light-Controller.git,2023-10-09 16:08:03+00:00,,0,RupamSen/Smart-Traffic-Light-Controller,702598711,SystemVerilog,Smart-Traffic-Light-Controller,35,0,2023-10-09 16:11:42+00:00,[],None
87,https://github.com/dmfv/SecretProject.git,2023-10-23 16:50:00+00:00,,0,dmfv/SecretProject,708922963,SystemVerilog,SecretProject,3,0,2023-10-30 10:50:29+00:00,[],None
88,https://github.com/aravChamp/lab4.git,2023-10-26 12:44:56+00:00,,0,aravChamp/lab4,710308113,SystemVerilog,lab4,8,0,2023-10-26 12:45:32+00:00,[],None
89,https://github.com/ChimingyangHuang/LFSR-encryption-and-decryption.git,2023-10-24 16:55:57+00:00,,0,ChimingyangHuang/LFSR-encryption-and-decryption,709409604,SystemVerilog,LFSR-encryption-and-decryption,29,0,2023-10-24 17:01:43+00:00,[],None
90,https://github.com/AymenEEE/FPGA-Projects.git,2023-10-27 21:43:10+00:00,,0,AymenEEE/FPGA-Projects,710977359,SystemVerilog,FPGA-Projects,161,0,2023-10-28 21:33:12+00:00,[],None
91,https://github.com/PedroABeneveli/Calculadora-Digital.git,2023-10-11 00:21:28+00:00,Calculadora Digital feita para a placa FPGA Cyclone II,2,PedroABeneveli/Calculadora-Digital,703279100,SystemVerilog,Calculadora-Digital,5853,0,2023-10-11 00:30:18+00:00,[],None
92,https://github.com/abbmir/verif.git,2023-10-08 14:05:24+00:00,,0,abbmir/verif,702104190,SystemVerilog,verif,34,0,2023-10-08 14:05:33+00:00,[],None
93,https://github.com/Masihbr/mips-machine.git,2023-10-11 11:23:07+00:00,Mips Machine project for Computer Architecture Course.,0,Masihbr/mips-machine,703506874,SystemVerilog,mips-machine,1584,0,2023-10-11 11:25:36+00:00,[],None
94,https://github.com/Mpenizzotto/Volt-metro-en-FPGA-vhdl-.git,2023-10-04 03:32:41+00:00,"Implementación de un voltímetro en FPGA, con el lenguaje VHDL.",0,Mpenizzotto/Volt-metro-en-FPGA-vhdl-,700150229,SystemVerilog,Volt-metro-en-FPGA-vhdl-,2393,0,2023-10-04 03:39:38+00:00,[],None
95,https://github.com/bumjoooon/testbench_apb.git,2023-10-04 07:00:56+00:00,,0,bumjoooon/testbench_apb,700213100,SystemVerilog,testbench_apb,1,0,2023-10-04 07:08:38+00:00,[],None
96,https://github.com/2023-Fall-ECE4278/lab6.git,2023-10-04 02:52:06+00:00,Synthesis,0,2023-Fall-ECE4278/lab6,700140423,SystemVerilog,lab6,12,0,2023-10-16 03:15:18+00:00,[],None
97,https://github.com/caob16/Image-decompressor.git,2023-11-07 05:19:50+00:00,,0,caob16/Image-decompressor,715419665,SystemVerilog,Image-decompressor,1698,0,2023-11-07 05:20:57+00:00,[],None
98,https://github.com/seanfu56/NTUEE_DCLAB.git,2023-11-03 09:28:12+00:00,,0,seanfu56/NTUEE_DCLAB,713809116,SystemVerilog,NTUEE_DCLAB,37,0,2023-11-03 09:33:24+00:00,[],None
99,https://github.com/migies12/CPEN211_LAB5.git,2023-11-01 17:08:55+00:00,Building blocks for arm processor,0,migies12/CPEN211_LAB5,713017855,SystemVerilog,CPEN211_LAB5,220,0,2023-11-01 17:15:27+00:00,[],None
100,https://github.com/mattngaw/98154-tt05-fp8adder.git,2023-11-04 17:54:03+00:00,,0,mattngaw/98154-tt05-fp8adder,714370826,SystemVerilog,98154-tt05-fp8adder,28,0,2023-11-04 18:46:00+00:00,[],https://api.github.com/licenses/apache-2.0
101,https://github.com/samarr-parmaar/lab5_new.git,2023-11-07 22:37:59+00:00,,0,samarr-parmaar/lab5_new,715820796,SystemVerilog,lab5_new,27,0,2023-11-07 22:40:25+00:00,[],None
102,https://github.com/SindhuCP/FFVDD.git,2023-10-19 16:15:57+00:00,,0,SindhuCP/FFVDD,707306262,SystemVerilog,FFVDD,26,0,2023-11-23 14:57:04+00:00,[],None
103,https://github.com/Samarth-SD/ffvdd_assignment1.git,2023-10-25 12:48:58+00:00,,0,Samarth-SD/ffvdd_assignment1,709808686,SystemVerilog,ffvdd_assignment1,23,0,2023-10-25 13:00:45+00:00,[],None
104,https://github.com/Anuzzzzzzz/ffvdd_JohnsonCounter.git,2023-10-26 09:50:09+00:00,,0,Anuzzzzzzz/ffvdd_JohnsonCounter,710238872,SystemVerilog,ffvdd_JohnsonCounter,23,0,2023-11-21 13:40:28+00:00,[],None
105,https://github.com/aishwaryaavarwad/MSD_Final_Project.git,2023-11-07 00:38:06+00:00,MSD Memory Controller DDR5,0,aishwaryaavarwad/MSD_Final_Project,715346006,SystemVerilog,MSD_Final_Project,572,0,2023-11-10 04:59:50+00:00,[],None
106,https://github.com/barbara-gigerl/aes-secondorder-guards.git,2023-10-12 09:30:47+00:00,,0,barbara-gigerl/aes-secondorder-guards,703974130,SystemVerilog,aes-secondorder-guards,23,0,2023-11-29 11:52:22+00:00,[],https://api.github.com/licenses/apache-2.0
107,https://github.com/k4i70/AHW_352.git,2023-11-06 21:03:24+00:00,,0,k4i70/AHW_352,715290288,SystemVerilog,AHW_352,34,0,2023-11-06 21:08:11+00:00,[],None
108,https://github.com/YoussefNasser11/Inferred-Single-Port-Memory-Class-Based-Verification.git,2023-10-24 05:25:58+00:00,Classical SV memory testbench for robust validation of memory modules with read and write operations.,0,YoussefNasser11/Inferred-Single-Port-Memory-Class-Based-Verification,709142470,SystemVerilog,Inferred-Single-Port-Memory-Class-Based-Verification,29,0,2023-12-09 00:51:02+00:00,[],None
109,https://github.com/oukoedwin/6205project.git,2023-10-29 23:26:42+00:00,,0,oukoedwin/6205project,711661180,SystemVerilog,6205project,616,0,2023-11-23 04:02:25+00:00,[],None
110,https://github.com/happymeex/fpga-royale.git,2023-11-05 17:44:36+00:00,Implementation of Clash Royale on an FPGA.,0,happymeex/fpga-royale,714728605,SystemVerilog,fpga-royale,793,0,2023-11-25 19:01:00+00:00,[],None
111,https://github.com/RASoton/GDP33.git,2023-10-07 11:09:25+00:00,posits for RISC-V,0,RASoton/GDP33,701718084,SystemVerilog,GDP33,180774,0,2024-01-22 13:17:10+00:00,[],None
112,https://github.com/AntoBadami/Proyecto-Arqui1.git,2023-10-29 19:17:30+00:00,,0,AntoBadami/Proyecto-Arqui1,711606819,SystemVerilog,Proyecto-Arqui1,13963,0,2023-10-29 19:17:37+00:00,[],None
113,https://github.com/MohammadMahdi-Abdolhosseini/Computer-Architecture-Lab.git,2023-11-06 08:51:21+00:00,Computer Architecture Lab - Assignments - Fall 2023,0,MohammadMahdi-Abdolhosseini/Computer-Architecture-Lab,714984214,SystemVerilog,Computer-Architecture-Lab,4043,0,2024-02-01 17:06:47+00:00,"['systemverilog', 'verilog', 'vhdl', 'arm-processor', 'fpga', 'modelsim', 'quartus2']",None
114,https://github.com/qing-dai/atmt_2023.git,2023-11-04 16:56:21+00:00,,0,qing-dai/atmt_2023,714354266,SystemVerilog,atmt_2023,106264,0,2024-02-16 18:05:08+00:00,[],https://api.github.com/licenses/mit
115,https://github.com/Vuzhos/mpsis_labs.git,2023-10-16 12:50:56+00:00,,0,Vuzhos/mpsis_labs,705656818,SystemVerilog,mpsis_labs,319,0,2023-11-11 10:15:35+00:00,[],None
116,https://github.com/Filza01/Ibex-Core-Verification-with-UVM.git,2023-10-25 05:31:42+00:00,Creating a UVM based verification environment for the verification of the Ibex core.,1,Filza01/Ibex-Core-Verification-with-UVM,709643386,SystemVerilog,Ibex-Core-Verification-with-UVM,137425,0,2023-12-24 15:36:37+00:00,[],None
117,https://github.com/kiran-vuksanaj/glow-trails.git,2023-11-07 20:12:05+00:00,6.205 final project: kiranv + giniya,0,kiran-vuksanaj/glow-trails,715777146,SystemVerilog,glow-trails,107,0,2023-11-19 21:08:51+00:00,[],None
118,https://github.com/Rochan06/UVM-AXI.git,2023-10-06 02:56:21+00:00,,0,Rochan06/UVM-AXI,701146891,SystemVerilog,UVM-AXI,20,0,2024-01-06 17:25:03+00:00,[],None
119,https://github.com/alfadelta10010/RISCV-Processor.git,2023-10-12 08:31:56+00:00,Single Stage RISC-V 32-bit Processor made in RISC-V Lab UE21EC352A - RISC-V Architecture,0,alfadelta10010/RISCV-Processor,703948923,SystemVerilog,RISCV-Processor,8897,0,2023-11-25 06:40:50+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/chms7/ddr_controller.git,2023-10-27 03:15:02+00:00,,1,chms7/ddr_controller,710598083,SystemVerilog,ddr_controller,291,0,2024-03-16 07:50:15+00:00,[],None
121,https://github.com/WeiCheng14159/bfloat16_design.git,2023-10-05 20:26:52+00:00,A customly designed bfloat16 unit ,0,WeiCheng14159/bfloat16_design,701056708,SystemVerilog,bfloat16_design,136,0,2024-04-10 17:43:50+00:00,[],None
122,https://github.com/mohamedelfeki2482000/-ATM-based-bank-system-design-and-verification.git,2023-10-09 21:49:07+00:00,,0,mohamedelfeki2482000/-ATM-based-bank-system-design-and-verification,702719583,SystemVerilog,-ATM-based-bank-system-design-and-verification,534,0,2023-10-09 21:52:50+00:00,[],None
123,https://github.com/victorcj18/Square-root.git,2023-10-23 20:43:26+00:00,,0,victorcj18/Square-root,709010159,SystemVerilog,Square-root,1,0,2023-10-23 20:43:48+00:00,[],None
124,https://github.com/Fatim-Sohail/RISC-V-Pipelining.git,2023-10-20 08:24:15+00:00,,0,Fatim-Sohail/RISC-V-Pipelining,707588049,SystemVerilog,RISC-V-Pipelining,130,0,2023-10-20 08:28:26+00:00,[],None
125,https://github.com/akshatmathur16/AES128.git,2023-10-21 18:13:04+00:00,AES Encryption and Decryption Hardware Implementation ,0,akshatmathur16/AES128,708167325,SystemVerilog,AES128,36,0,2023-11-02 07:49:28+00:00,[],None
126,https://github.com/imraghvv/QuickSilicon.git,2023-10-21 06:45:21+00:00,QuickSilicon Technical Solutions in system verilog HDL,0,imraghvv/QuickSilicon,707980272,SystemVerilog,QuickSilicon,8,0,2023-10-21 19:33:11+00:00,[],None
127,https://github.com/SmrithiGanesh-git/UVM-Template.git,2023-10-27 08:52:40+00:00,UVM Template which is applicable to any design under test,0,SmrithiGanesh-git/UVM-Template,710700490,SystemVerilog,UVM-Template,55,0,2023-10-27 08:54:00+00:00,[],None
128,https://github.com/donny0101/RISC_CSE141L.git,2023-10-27 05:25:15+00:00,,0,donny0101/RISC_CSE141L,710629989,SystemVerilog,RISC_CSE141L,26,0,2023-10-27 05:29:43+00:00,[],None
129,https://github.com/monistode/de10nano_template.git,2023-10-26 06:01:13+00:00,A template from de10nano projects,0,monistode/de10nano_template,710151374,SystemVerilog,de10nano_template,23312,0,2023-11-26 10:01:58+00:00,[],None
130,https://github.com/RaviduHM99/Serial_Bus_Design.git,2023-10-08 16:07:18+00:00,EN4020 - Advanced Digital Systems,0,RaviduHM99/Serial_Bus_Design,702141599,SystemVerilog,Serial_Bus_Design,33,0,2023-12-04 10:36:42+00:00,[],None
131,https://github.com/bsc-loca/csr.git,2023-11-06 19:13:30+00:00,,0,bsc-loca/csr,715252284,SystemVerilog,csr,17,0,2023-11-06 23:47:32+00:00,[],
132,https://github.com/rishabh4749/FourBitRippleCarryAdder.git,2023-11-04 08:45:24+00:00,Ripple Carry Adder Implementation in Verilog,0,rishabh4749/FourBitRippleCarryAdder,714214393,SystemVerilog,FourBitRippleCarryAdder,4,0,2023-11-04 08:46:50+00:00,[],None
133,https://github.com/manmohanverma1234/wallace_tree_multiplier.git,2023-11-03 10:05:15+00:00,,0,manmohanverma1234/wallace_tree_multiplier,713823645,SystemVerilog,wallace_tree_multiplier,3,0,2023-11-03 10:10:08+00:00,[],None
134,https://github.com/sifferman/eval-example.git,2023-10-09 20:07:38+00:00,Using eval to test Yosys and Synlig SystemVerilog support,0,sifferman/eval-example,702691117,SystemVerilog,eval-example,6,0,2023-10-10 03:22:46+00:00,[],None
135,https://github.com/verification-explorer/frames.git,2023-10-15 14:26:14+00:00,"Create grid that must not intersect queue of [x,y] coordinates",0,verification-explorer/frames,705263510,SystemVerilog,frames,5,0,2023-10-15 14:27:14+00:00,[],None
136,https://github.com/kishokkumar200306X/EN3021-stage_1.git,2023-10-16 17:11:28+00:00,,0,kishokkumar200306X/EN3021-stage_1,705778690,SystemVerilog,EN3021-stage_1,10,0,2023-10-16 17:14:01+00:00,[],None
137,https://github.com/talundy/CPE333_OTTER_MCU.git,2023-10-17 22:39:12+00:00,A RISC-V MCU,0,talundy/CPE333_OTTER_MCU,706411753,SystemVerilog,CPE333_OTTER_MCU,2146,0,2023-11-02 17:46:54+00:00,[],None
138,https://github.com/kaku-panda/i2c.git,2023-10-03 15:57:14+00:00,,0,kaku-panda/i2c,699927241,SystemVerilog,i2c,1,0,2023-10-03 15:58:05+00:00,[],None
139,https://github.com/Gflex39/6.111_fin_proj.git,2023-11-04 18:07:09+00:00,FPGA Minigolf,1,Gflex39/6.111_fin_proj,714374444,SystemVerilog,6.111_fin_proj,5522,0,2023-12-14 21:50:26+00:00,[],None
140,https://github.com/BROsandr/apb_mig.git,2023-10-24 18:50:21+00:00,,0,BROsandr/apb_mig,709454456,SystemVerilog,apb_mig,36,0,2023-10-28 22:48:25+00:00,[],https://api.github.com/licenses/gpl-3.0
141,https://github.com/ear0/385lab7_2.git,2023-11-03 04:01:52+00:00,,0,ear0/385lab7_2,713700164,SystemVerilog,385lab7_2,36,0,2024-01-30 03:35:24+00:00,[],None
142,https://github.com/PeterHung26/Computer-Architecture.git,2023-10-03 04:11:53+00:00,Fall 2023 ECE43700 Computer Design and Prototype Lab code,0,PeterHung26/Computer-Architecture,699652319,SystemVerilog,Computer-Architecture,239,0,2023-12-24 10:02:33+00:00,[],None
143,https://github.com/ttqureshi/5-stage-pipelined-32-bit-Processor-RISC-V-ISA-.git,2023-10-13 13:17:15+00:00,Implementing a 32-bit processor using RISC-V architecture.,0,ttqureshi/5-stage-pipelined-32-bit-Processor-RISC-V-ISA-,704535062,SystemVerilog,5-stage-pipelined-32-bit-Processor-RISC-V-ISA-,916,0,2023-12-31 06:04:22+00:00,"['hdl', 'processor', 'riscv32', 'processor-design']",https://api.github.com/licenses/cc0-1.0
144,https://github.com/mwin02/CSE141L_Processor.git,2023-11-04 00:08:58+00:00,,0,mwin02/CSE141L_Processor,714109442,SystemVerilog,CSE141L_Processor,378,0,2024-02-28 08:37:02+00:00,[],None
145,https://github.com/Amderry/digital_curcuits.git,2023-10-13 10:20:22+00:00,,0,Amderry/digital_curcuits,704469307,SystemVerilog,digital_curcuits,1344,0,2023-10-13 10:55:15+00:00,[],https://api.github.com/licenses/mit
146,https://github.com/DucAnhGl/8_bit_cpu.git,2023-10-19 12:27:12+00:00,,0,DucAnhGl/8_bit_cpu,707202047,SystemVerilog,8_bit_cpu,9,0,2024-03-04 08:05:24+00:00,[],None
147,https://github.com/bumjoooon/class_game.git,2023-10-05 00:59:41+00:00,,0,bumjoooon/class_game,700626681,SystemVerilog,class_game,89,0,2023-10-05 01:00:45+00:00,[],None
148,https://github.com/ravikothiyx/SPI_SVT.git,2023-10-04 06:27:05+00:00,,0,ravikothiyx/SPI_SVT,700200995,SystemVerilog,SPI_SVT,1548,0,2023-10-05 10:06:10+00:00,[],None
149,https://github.com/jgkaya/8-Bit_Processor.git,2023-10-05 13:16:05+00:00,,0,jgkaya/8-Bit_Processor,700873864,SystemVerilog,8-Bit_Processor,97,0,2023-10-05 13:17:33+00:00,[],None
150,https://github.com/deepshika99/System-Verilog.git,2023-10-08 06:45:29+00:00,Programs with system verilog,0,deepshika99/System-Verilog,701985561,SystemVerilog,System-Verilog,18,0,2023-10-08 06:51:37+00:00,[],https://api.github.com/licenses/apache-2.0
151,https://github.com/CaptainStark7/Vending-Machine.git,2023-10-07 06:21:17+00:00,,0,CaptainStark7/Vending-Machine,701641823,SystemVerilog,Vending-Machine,1,0,2023-10-07 06:21:49+00:00,[],None
152,https://github.com/MandarKM/sysVer-ALU.git,2023-10-08 03:59:04+00:00,,0,MandarKM/sysVer-ALU,701953228,SystemVerilog,sysVer-ALU,5,0,2023-10-08 04:05:25+00:00,[],None
153,https://github.com/huy7715/ce_201.git,2023-10-15 15:07:39+00:00,sv_verification for module ALU and FA,0,huy7715/ce_201,705276455,SystemVerilog,ce_201,1,0,2023-10-15 18:58:17+00:00,[],None
154,https://github.com/iamshaheer12/RISC_V_Single_Cycle_Processor.git,2023-10-16 18:40:05+00:00,,0,iamshaheer12/RISC_V_Single_Cycle_Processor,705816312,SystemVerilog,RISC_V_Single_Cycle_Processor,4,0,2023-10-16 18:40:56+00:00,[],None
155,https://github.com/AnkSri28/UART-TX-and-RX.git,2023-10-17 10:18:10+00:00,UART TX and RX with a clock generator.,0,AnkSri28/UART-TX-and-RX,706109540,SystemVerilog,UART-TX-and-RX,5683,0,2023-10-17 10:22:21+00:00,[],None
156,https://github.com/J-Hutchinson-C/5_Stage_Pipeline.git,2023-10-19 01:40:57+00:00,"Simple 5_Stage_Pipeline, will be adding to it occasionally.",0,J-Hutchinson-C/5_Stage_Pipeline,706980916,SystemVerilog,5_Stage_Pipeline,22,0,2023-10-19 01:45:19+00:00,[],None
157,https://github.com/puzihao2018/NM6008_exam.git,2023-10-13 07:16:37+00:00,,0,puzihao2018/NM6008_exam,704399763,SystemVerilog,NM6008_exam,2,0,2023-10-13 07:53:32+00:00,[],None
158,https://github.com/sadegh-majidi/MIPS-Processor.git,2023-10-09 10:37:38+00:00,A simplified MIPS-based processor implemented in verilog as part of the Computer Architecture (CE323) course,0,sadegh-majidi/MIPS-Processor,702448273,SystemVerilog,MIPS-Processor,1036,0,2023-10-09 10:38:19+00:00,[],None
159,https://github.com/smrdh3/tr_git.git,2023-10-10 05:18:51+00:00,trying everthing in git from youtube!,0,smrdh3/tr_git,702829162,SystemVerilog,tr_git,5,0,2023-10-10 05:26:39+00:00,[],None
160,https://github.com/frannyJO/ProjSelection.git,2023-10-04 00:53:14+00:00,,0,frannyJO/ProjSelection,700109870,SystemVerilog,ProjSelection,23,0,2023-10-04 01:15:59+00:00,[],None
161,https://github.com/JSLucena/SystemVerilog-Project.git,2023-10-04 11:10:33+00:00,"idk yet, will update as i go",0,JSLucena/SystemVerilog-Project,700314360,SystemVerilog,SystemVerilog-Project,4,0,2023-11-04 17:43:07+00:00,[],https://api.github.com/licenses/mit
162,https://github.com/devinatkin/tt05-stopwatch.git,2023-10-11 13:18:05+00:00,A Stop Watch Project based on the code provided to students in ENEL 453. ,0,devinatkin/tt05-stopwatch,703557876,SystemVerilog,tt05-stopwatch,238,0,2023-10-11 13:40:48+00:00,[],https://api.github.com/licenses/apache-2.0
163,https://github.com/eandre04/Lab-5.git,2023-11-05 21:31:53+00:00,,0,eandre04/Lab-5,714807861,SystemVerilog,Lab-5,4,0,2023-11-05 21:35:30+00:00,[],None
164,https://github.com/AddriftZTUCore/SIMENV.git,2023-10-28 09:06:56+00:00,,0,AddriftZTUCore/SIMENV,711116280,SystemVerilog,SIMENV,4,0,2023-10-28 09:07:29+00:00,[],None
165,https://github.com/victorcj18/Rotabit.git,2023-10-23 20:41:14+00:00,,0,victorcj18/Rotabit,709009443,SystemVerilog,Rotabit,0,0,2023-10-23 20:41:46+00:00,[],None
166,https://github.com/MinotiKarkhanis/DMA-Controller-Assertion-Based-Verification.git,2023-10-25 01:11:08+00:00,Assertion Based Verification of 8237-A DMA Controller,0,MinotiKarkhanis/DMA-Controller-Assertion-Based-Verification,709580064,SystemVerilog,DMA-Controller-Assertion-Based-Verification,6991,0,2023-10-25 01:19:25+00:00,[],None
167,https://github.com/EduardoFriesen/Arqui-Proyect.git,2023-10-31 18:04:19+00:00,,0,EduardoFriesen/Arqui-Proyect,712563429,SystemVerilog,Arqui-Proyect,2974,0,2023-10-31 18:06:55+00:00,[],None
168,https://github.com/OglodkovVadim/MPSU.git,2023-10-30 21:43:09+00:00,,0,OglodkovVadim/MPSU,712138362,SystemVerilog,MPSU,5,0,2023-10-30 21:44:45+00:00,[],None
169,https://github.com/ienseong/Clarke_test.git,2023-11-03 02:07:08+00:00,,0,ienseong/Clarke_test,713671634,SystemVerilog,Clarke_test,2,0,2023-11-03 18:56:37+00:00,[],https://api.github.com/licenses/mit
170,https://github.com/EngAhmed21/SPI-using-SV.git,2023-11-02 01:03:25+00:00,Implementation and verification of Serial Peripheral Interface (SPI) communication protocol using SystemVerilog,0,EngAhmed21/SPI-using-SV,713163812,SystemVerilog,SPI-using-SV,19,0,2023-11-02 01:05:37+00:00,[],None
171,https://github.com/Uttungauttunga/N-bit-multiplier.git,2023-10-18 12:11:53+00:00,FFVDD ASSIGNMENT-01,0,Uttungauttunga/N-bit-multiplier,706674070,SystemVerilog,N-bit-multiplier,18,0,2023-11-24 12:14:18+00:00,[],None
172,https://github.com/2023-Fall-ECE4278/project2.git,2023-10-04 05:29:41+00:00,,0,2023-Fall-ECE4278/project2,700182384,SystemVerilog,project2,12,0,2023-11-27 04:32:35+00:00,[],None
173,https://github.com/MFYalcin/Verilog-VHDL-SystemVerilog.git,2023-10-26 02:33:20+00:00,The main focus here is writing layers of code on either Verilog/VHDL or SystemVerilog as practice.,0,MFYalcin/Verilog-VHDL-SystemVerilog,710096735,SystemVerilog,Verilog-VHDL-SystemVerilog,12,0,2023-12-02 00:46:34+00:00,[],None
174,https://github.com/AidanBlumLevine/6111-Final-Project.git,2023-10-17 18:49:26+00:00,RAHHHHH,0,AidanBlumLevine/6111-Final-Project,706338631,SystemVerilog,6111-Final-Project,6429,0,2023-12-13 19:01:07+00:00,[],None
175,https://github.com/Arongil/FPGA-GPU.git,2023-11-02 14:14:35+00:00,,0,Arongil/FPGA-GPU,713435806,SystemVerilog,FPGA-GPU,994,0,2023-11-07 01:59:18+00:00,[],https://api.github.com/licenses/mit
176,https://github.com/TristonBabers/Floating-Point-Convertor.git,2023-10-05 06:10:15+00:00,Converts binary to floating point numbers using a state machine in System Verilog.,0,TristonBabers/Floating-Point-Convertor,700704540,SystemVerilog,Floating-Point-Convertor,72,0,2023-11-13 01:07:26+00:00,[],https://api.github.com/licenses/mit
177,https://github.com/singh-rozer/systemverilog.git,2023-10-08 17:30:24+00:00,,0,singh-rozer/systemverilog,702166827,SystemVerilog,systemverilog,4,0,2023-10-08 17:36:44+00:00,[],None
178,https://github.com/fuad1502/rvsv.git,2023-11-07 07:15:59+00:00,RVSV is a SystemVerilog implementation of a 5-stage pipelined RISC-V CPU.,0,fuad1502/rvsv,715455389,SystemVerilog,rvsv,59,0,2024-03-05 11:10:08+00:00,"['cpu', 'risc-v', 'systemverilog']",None
179,https://github.com/AryanRathee1/ALU-verification.git,2023-10-05 14:21:05+00:00,,0,AryanRathee1/ALU-verification,700905545,SystemVerilog,ALU-verification,24,0,2023-10-21 17:16:00+00:00,[],None
180,https://github.com/PrabhatChowdhary/UVM.git,2023-10-15 07:20:34+00:00,,0,PrabhatChowdhary/UVM,705152521,SystemVerilog,UVM,70,0,2023-10-15 07:22:15+00:00,[],None
181,https://github.com/gaph-pucrs/Phivers.git,2023-11-03 17:26:53+00:00,Processor Hive for RS5,0,gaph-pucrs/Phivers,713997481,SystemVerilog,Phivers,63,0,2023-11-07 20:17:00+00:00,[],None
182,https://github.com/frahergeorge/10-Bit-Processor.git,2023-10-30 20:27:30+00:00,"A ten bit processor with intermediate instructions, designed for the DE-10 lite board and programmed exclusively with System Verilog, programmed by Nathan O'Brien and George Fraher.",0,frahergeorge/10-Bit-Processor,712116254,SystemVerilog,10-Bit-Processor,22,0,2023-11-02 19:24:23+00:00,[],None
183,https://github.com/AlexeyKirpin/APSMIET.git,2023-10-11 20:42:59+00:00,APS MIET,0,AlexeyKirpin/APSMIET,703747329,SystemVerilog,APSMIET,156,0,2023-10-11 20:45:05+00:00,[],None
184,https://github.com/Vincenzo0709/Progetto_ES_DICE.git,2023-10-18 14:17:04+00:00,,0,Vincenzo0709/Progetto_ES_DICE,706736147,SystemVerilog,Progetto_ES_DICE,10346,0,2023-10-18 14:17:19+00:00,[],None
185,https://github.com/rad68/vga.git,2023-10-18 17:00:52+00:00,simple vga interface,0,rad68/vga,706812423,SystemVerilog,vga,3,0,2023-10-18 17:18:55+00:00,[],None
186,https://github.com/A1exanderA/TDC.git,2023-10-22 19:01:22+00:00,,0,A1exanderA/TDC,708507902,SystemVerilog,TDC,3,0,2023-10-22 19:02:04+00:00,[],None
187,https://github.com/cascade-artifacts-designs/cascade-cva6-c1.git,2023-10-10 13:08:22+00:00,,0,cascade-artifacts-designs/cascade-cva6-c1,703027263,SystemVerilog,cascade-cva6-c1,10505,0,2023-10-10 13:19:00+00:00,[],
188,https://github.com/cascade-artifacts-designs/cascade-cva6.git,2023-10-10 13:02:14+00:00,,0,cascade-artifacts-designs/cascade-cva6,703024491,SystemVerilog,cascade-cva6,10499,0,2023-10-10 13:02:24+00:00,[],
189,https://github.com/victorcj18/MIPS-Project.git,2023-10-23 20:53:42+00:00,,0,victorcj18/MIPS-Project,709013268,SystemVerilog,MIPS-Project,5,0,2023-10-23 20:56:42+00:00,[],None
190,https://github.com/lotanda17/AIHW.git,2023-11-01 07:02:22+00:00,,0,lotanda17/AIHW,712776460,SystemVerilog,AIHW,121,0,2023-11-01 08:07:26+00:00,[],None
191,https://github.com/DenizzzGuzell/UART_VIP.git,2023-10-24 08:48:38+00:00,Verification IP of fully parameterized two agents UART,0,DenizzzGuzell/UART_VIP,709209983,SystemVerilog,UART_VIP,3768,0,2023-10-24 09:16:18+00:00,[],https://api.github.com/licenses/mit
192,https://github.com/swapnilanand123/DFF.git,2023-10-04 05:59:04+00:00,"A test case for a D flip-flop called ""D Flip-Flop Basic Operation"" has been outlined. This test case verifies the fundamental functionality of the D flip-flop, ensuring that it correctly captures and outputs the D input on the rising edge of the clock signal. Show RTL TO GDSII",0,swapnilanand123/DFF,700191455,SystemVerilog,DFF,7,0,2023-10-04 11:42:30+00:00,[],None
193,https://github.com/KatCe/yosys_issue_3773.git,2023-10-05 13:23:52+00:00,Minimized example to reproduce yosys issue 3773,0,KatCe/yosys_issue_3773,700877387,SystemVerilog,yosys_issue_3773,8,0,2023-10-05 13:39:09+00:00,[],None
194,https://github.com/senna221/git_repo_iota.git,2023-10-09 21:20:29+00:00,Test repo,0,senna221/git_repo_iota,702712245,SystemVerilog,git_repo_iota,5,0,2023-11-01 12:36:02+00:00,[],None
195,https://github.com/swapnilanand123/1010-Overlapping-Mealy-Sequence-Detector.git,2023-11-05 06:35:13+00:00,,0,swapnilanand123/1010-Overlapping-Mealy-Sequence-Detector,714540362,SystemVerilog,1010-Overlapping-Mealy-Sequence-Detector,13,0,2023-11-05 06:41:48+00:00,[],None
196,https://github.com/Kader-Khafif/Digital-System-Design.git,2023-10-27 17:05:44+00:00,TCES 330,0,Kader-Khafif/Digital-System-Design,710894640,SystemVerilog,Digital-System-Design,317,0,2023-10-27 17:06:40+00:00,[],None
197,https://github.com/bisaacma-iteso/basic_xcelium.git,2023-10-27 02:26:59+00:00,Basic XCELIUM example,0,bisaacma-iteso/basic_xcelium,710586444,SystemVerilog,basic_xcelium,1,0,2023-10-27 02:27:33+00:00,[],None
198,https://github.com/venkatraghavv/ffvdd_a1.git,2023-10-21 07:51:57+00:00,ffvdd assignment 1,0,venkatraghavv/ffvdd_a1,707997586,SystemVerilog,ffvdd_a1,24,0,2023-11-17 11:16:56+00:00,[],None
199,https://github.com/DeshpandeAnanya/FFVDD_fifo.git,2023-10-25 09:51:38+00:00,,0,DeshpandeAnanya/FFVDD_fifo,709738362,SystemVerilog,FFVDD_fifo,235,0,2023-11-23 07:40:27+00:00,[],None
200,https://github.com/Nagabhushand/32-8-Register-File.git,2023-10-26 12:15:33+00:00,,0,Nagabhushand/32-8-Register-File,710296118,SystemVerilog,32-8-Register-File,17,0,2023-11-24 11:05:38+00:00,[],None
201,https://github.com/caitlin-dc/EE-271.git,2023-10-20 18:18:16+00:00,"Overview of digital computer systems. Covers logic, Boolean algebra, combinational and sequential circuits and logic design; programmable logic devices; and the design and operation of digital computers, including ALU, memory, and I/O. ",0,caitlin-dc/EE-271,707817665,SystemVerilog,EE-271,538,0,2023-10-20 18:44:35+00:00,[],None
202,https://github.com/ryanleontini/Pipeline.git,2023-10-21 17:42:57+00:00,,0,ryanleontini/Pipeline,708159029,SystemVerilog,Pipeline,2587,0,2023-11-09 16:35:07+00:00,[],None
203,https://github.com/AlanCui4080/ThermN1.git,2023-10-28 07:40:36+00:00,,0,AlanCui4080/ThermN1,711094397,SystemVerilog,ThermN1,2,0,2023-12-20 15:25:02+00:00,[],None
204,https://github.com/supertgo/verilog-remaining-of-seven.git,2023-11-02 18:22:54+00:00,,0,supertgo/verilog-remaining-of-seven,713542184,SystemVerilog,verilog-remaining-of-seven,0,0,2023-12-23 21:50:09+00:00,[],None
205,https://github.com/MAhmadZafar/3-Stage-Pipiline-Processor.git,2023-10-21 16:41:31+00:00,,0,MAhmadZafar/3-Stage-Pipiline-Processor,708141556,SystemVerilog,3-Stage-Pipiline-Processor,1982,0,2024-01-10 16:43:20+00:00,[],None
206,https://github.com/JiteshNayak2004/RVXcellerate.git,2023-10-09 15:17:10+00:00,single cycle risc-v core implementation,0,JiteshNayak2004/RVXcellerate,702575361,SystemVerilog,RVXcellerate,13,0,2024-02-08 18:16:41+00:00,[],None
207,https://github.com/littleguac/cpen211labs.git,2023-11-05 02:52:20+00:00,,0,littleguac/cpen211labs,714498530,SystemVerilog,cpen211labs,2,0,2023-11-06 21:58:19+00:00,[],None
208,https://github.com/JasomRocha/Circuitos_logicos_II.git,2023-10-05 18:55:50+00:00,Códigos de circuitos lógicos II - Testbenches de circuitos combinacionais,0,JasomRocha/Circuitos_logicos_II,701024964,SystemVerilog,Circuitos_logicos_II,2,0,2023-10-05 19:00:56+00:00,[],None
209,https://github.com/akshatva7/Traffic_cont_FSMD.git,2023-10-22 16:52:00+00:00,,0,akshatva7/Traffic_cont_FSMD,708469629,SystemVerilog,Traffic_cont_FSMD,18,0,2023-11-21 14:38:06+00:00,[],None
210,https://github.com/Enn3625/FFVDD.git,2023-10-18 14:19:08+00:00,,0,Enn3625/FFVDD,706737195,SystemVerilog,FFVDD,125,0,2023-10-25 12:25:01+00:00,[],None
211,https://github.com/mfrisch3/ALU_Design.git,2023-10-22 22:00:45+00:00,,0,mfrisch3/ALU_Design,708551414,SystemVerilog,ALU_Design,3,0,2023-10-22 22:33:26+00:00,[],None
212,https://github.com/ManFromPABB/CPE233.git,2023-10-22 06:13:35+00:00,,0,ManFromPABB/CPE233,708301204,SystemVerilog,CPE233,23920,0,2023-10-22 20:55:07+00:00,[],None
213,https://github.com/Oscar-FZ/Proyecto2_Verificacion.git,2023-10-22 01:20:21+00:00,Segundo proyecto del curso de verificacion funcional de circuitos integrados,0,Oscar-FZ/Proyecto2_Verificacion,708249674,SystemVerilog,Proyecto2_Verificacion,144,0,2023-10-22 01:23:09+00:00,[],None
214,https://github.com/neildhw/RISCEV.git,2023-10-11 05:09:48+00:00,RISCEV is a RV32I Softcore created for a Electric Car,0,neildhw/RISCEV,703357096,,RISCEV,0,0,2023-10-11 05:09:48+00:00,[],None
215,https://github.com/Abn5658/Portfolio.git,2023-10-18 07:06:34+00:00,A list of my past projects and coursework,0,Abn5658/Portfolio,706549626,SystemVerilog,Portfolio,1445,0,2023-10-18 07:38:32+00:00,[],None
216,https://github.com/swapnilanand123/SPI-Protocol.git,2023-10-09 06:05:44+00:00,,0,swapnilanand123/SPI-Protocol,702337718,SystemVerilog,SPI-Protocol,11,0,2023-10-09 06:42:42+00:00,[],None
217,https://github.com/Rahma-Aly/ALU.git,2023-10-12 21:55:51+00:00,an ALU with a complete class-based testbench,0,Rahma-Aly/ALU,704256122,SystemVerilog,ALU,4,0,2023-10-12 21:58:20+00:00,[],None
218,https://github.com/annayun072/CPEN311_Lab3.git,2023-10-26 02:43:04+00:00,,0,annayun072/CPEN311_Lab3,710099059,SystemVerilog,CPEN311_Lab3,539,0,2023-10-26 02:44:51+00:00,[],None
219,https://github.com/guanwei-wu/Altera-DE2-115-FPGA.git,2023-10-30 14:11:32+00:00,NTUEE Electrical Engineering Lab (Digital Circuit),0,guanwei-wu/Altera-DE2-115-FPGA,711957735,SystemVerilog,Altera-DE2-115-FPGA,74,0,2023-10-30 14:19:18+00:00,[],None
220,https://github.com/VALO64/ADC_BIPOLAR.git,2023-11-06 18:11:48+00:00,,0,VALO64/ADC_BIPOLAR,715228398,SystemVerilog,ADC_BIPOLAR,1508,0,2023-11-06 18:13:17+00:00,[],None
221,https://github.com/LasithaJananjaya/Processor-Design-and-Implementation-on-a-FPGA.git,2023-10-13 17:34:47+00:00,,0,LasithaJananjaya/Processor-Design-and-Implementation-on-a-FPGA,704634763,SystemVerilog,Processor-Design-and-Implementation-on-a-FPGA,1081,0,2023-10-13 17:37:20+00:00,[],None
222,https://github.com/Dofingert/axis_to_i2s.git,2023-10-29 08:35:12+00:00,An opensource implementation of i2s transmitter.,0,Dofingert/axis_to_i2s,711428091,SystemVerilog,axis_to_i2s,35,0,2023-10-29 09:19:25+00:00,[],None
223,https://github.com/brycepollack/cse140l-lab1.git,2023-10-15 23:35:04+00:00,,0,brycepollack/cse140l-lab1,705407223,SystemVerilog,cse140l-lab1,111,0,2023-12-18 06:21:12+00:00,[],None
224,https://github.com/MikeT24/UART_SIMPLE.git,2023-10-25 03:36:37+00:00,,0,MikeT24/UART_SIMPLE,709615139,SystemVerilog,UART_SIMPLE,16,0,2023-10-25 03:38:06+00:00,[],None
225,https://github.com/SumaiyaTariqueLabiba/UVM_ALU.git,2023-10-11 09:47:17+00:00,UVM methodology implemented testbench structure,0,SumaiyaTariqueLabiba/UVM_ALU,703465992,SystemVerilog,UVM_ALU,11,0,2024-02-17 08:32:23+00:00,[],None
226,https://github.com/David-Zaragoza/arm_cpu_architecture.git,2023-10-19 19:21:43+00:00,Simple single-cycle architecture modeled on ARM IP written in SystemVerilog.,0,David-Zaragoza/arm_cpu_architecture,707380668,SystemVerilog,arm_cpu_architecture,32,0,2023-10-19 19:24:50+00:00,[],None
227,https://github.com/swapnilanand123/FSM_1010.git,2023-11-06 07:24:41+00:00,,0,swapnilanand123/FSM_1010,714951667,SystemVerilog,FSM_1010,9,0,2023-11-06 07:34:14+00:00,[],None
228,https://github.com/kdpatino/tt05-sobel_gcd_unal.git,2023-11-04 09:20:40+00:00,,1,kdpatino/tt05-sobel_gcd_unal,714223286,SystemVerilog,tt05-sobel_gcd_unal,3512,0,2023-11-04 17:53:13+00:00,[],https://api.github.com/licenses/apache-2.0
229,https://github.com/rishabh4749/VendingMachine.git,2023-11-04 08:28:45+00:00,Ideal Vending Machine Implementation in Verilog.,0,rishabh4749/VendingMachine,714210528,SystemVerilog,VendingMachine,5,0,2023-11-04 08:31:45+00:00,[],None
230,https://github.com/fxtimakhxn/lab_5.git,2023-11-03 20:42:08+00:00,,0,fxtimakhxn/lab_5,714061833,SystemVerilog,lab_5,486,0,2023-11-05 02:24:05+00:00,[],None
231,https://github.com/bsc-loca/mmu.git,2023-11-06 19:13:55+00:00,,0,bsc-loca/mmu,715252450,SystemVerilog,mmu,73,0,2023-11-06 23:47:14+00:00,[],
232,https://github.com/bsc-loca/hpm.git,2023-11-06 19:14:38+00:00,,0,bsc-loca/hpm,715252735,SystemVerilog,hpm,6,0,2023-11-06 23:47:24+00:00,[],
233,https://github.com/dihernandez/SystemVerilogProjects.git,2023-10-03 21:08:55+00:00,Me practicing with different System Verilog concepts,0,dihernandez/SystemVerilogProjects,700052146,SystemVerilog,SystemVerilogProjects,12,0,2023-10-03 21:13:50+00:00,[],None
234,https://github.com/Ai-TaSAi/rca-7-segment-display.git,2023-10-03 08:30:07+00:00,Ripple carry adder connected to a multiplexer and 7 segment display interpreter to perform basic addition. Implemented in Vivado.,0,Ai-TaSAi/rca-7-segment-display,699735534,SystemVerilog,rca-7-segment-display,657,0,2023-10-03 08:36:27+00:00,[],None
235,https://github.com/cascade-artifacts-designs/cascade-cva6-y1.git,2023-10-10 13:02:35+00:00,,0,cascade-artifacts-designs/cascade-cva6-y1,703024667,SystemVerilog,cascade-cva6-y1,10499,0,2023-10-10 13:18:43+00:00,[],
236,https://github.com/akshatmathur16/Cordic_algo.git,2023-10-18 06:19:23+00:00,COrdic algorithm,0,akshatmathur16/Cordic_algo,706531707,SystemVerilog,Cordic_algo,35,0,2023-10-20 16:57:41+00:00,[],None
237,https://github.com/KevinSu520/Pipelined-Processor.git,2023-10-13 06:53:42+00:00,Pipelined Processor,0,KevinSu520/Pipelined-Processor,704391470,SystemVerilog,Pipelined-Processor,176,0,2023-10-13 06:54:37+00:00,[],None
238,https://github.com/KevinSu520/SingleCycleProcessor.git,2023-10-13 06:50:37+00:00,Single Cycle processor RISC-V in Verilog,0,KevinSu520/SingleCycleProcessor,704390390,SystemVerilog,SingleCycleProcessor,28,0,2023-10-13 06:51:23+00:00,[],None
239,https://github.com/ArthurMdrs/FFT-Module-Verification.git,2023-10-06 12:44:18+00:00,This is a UVM testbench for the functional verification of a FFT module.,0,ArthurMdrs/FFT-Module-Verification,701341157,SystemVerilog,FFT-Module-Verification,17210,0,2023-11-21 16:33:36+00:00,[],None
240,https://github.com/2023-Fall-ECE4278/lab9.git,2023-11-04 16:56:53+00:00,Register Automation,0,2023-Fall-ECE4278/lab9,714354433,SystemVerilog,lab9,15,0,2023-11-20 07:03:23+00:00,[],None
241,https://github.com/BROsandr/async_fifo.git,2023-10-29 20:44:09+00:00,,0,BROsandr/async_fifo,711628188,SystemVerilog,async_fifo,26,0,2023-10-29 21:37:32+00:00,[],https://api.github.com/licenses/gpl-3.0
242,https://github.com/sidharthsudhir-03/CPEN-211-Labs.git,2023-10-21 03:05:46+00:00,,0,sidharthsudhir-03/CPEN-211-Labs,707936440,SystemVerilog,CPEN-211-Labs,662,0,2024-01-25 05:17:06+00:00,[],None
243,https://github.com/rbride/FMC424-I2C-Controller.git,2023-10-08 22:20:00+00:00,"I2C controller to perform required functions to integrate, monitor and utilize FMC424 Dual QSFP+ Vita 57.1 Compliant Mezzanine Board",0,rbride/FMC424-I2C-Controller,702238201,SystemVerilog,FMC424-I2C-Controller,196,0,2023-10-08 22:31:12+00:00,[],None
244,https://github.com/benhuangpf/riscv.git,2023-11-02 16:36:29+00:00,,0,benhuangpf/riscv,713499756,SystemVerilog,riscv,8086,0,2024-02-09 09:19:14+00:00,[],None
245,https://github.com/BaoAh/Formal_Verification_project2.git,2023-11-07 08:26:17+00:00,Formal Verification for AI chip,0,BaoAh/Formal_Verification_project2,715480859,SystemVerilog,Formal_Verification_project2,6605,0,2024-03-13 08:34:02+00:00,[],None
246,https://github.com/JanFelixG/Verilog_essentials.git,2023-10-19 15:23:38+00:00,,0,JanFelixG/Verilog_essentials,707283331,SystemVerilog,Verilog_essentials,2419,0,2023-10-24 13:19:31+00:00,[],None
247,https://github.com/Shubh3009/Design-and-verification-of-Single-Port-RAM.git,2023-10-24 16:23:51+00:00,,0,Shubh3009/Design-and-verification-of-Single-Port-RAM,709396659,SystemVerilog,Design-and-verification-of-Single-Port-RAM,6,0,2023-10-24 16:25:33+00:00,[],None
248,https://github.com/DenizzzGuzell/AXI-VIP.git,2023-10-24 09:29:27+00:00,Verification IP of fully parameterized AXI4-Lite,0,DenizzzGuzell/AXI-VIP,709225240,SystemVerilog,AXI-VIP,21,0,2023-10-24 09:30:36+00:00,[],https://api.github.com/licenses/mit
249,https://github.com/2023-Fall-ECE4278/project1.git,2023-10-04 03:05:04+00:00,,0,2023-Fall-ECE4278/project1,700143632,SystemVerilog,project1,14,0,2023-10-28 08:22:27+00:00,[],None
250,https://github.com/Sanjievsharma/FSM-for-vending-machine-behaviour.git,2023-10-06 04:46:20+00:00," The initiative titled ""Finite State Machine Design for Vending Machine Behavior"" encompasses the instantiation of a digital vending machine controller through the application of a Finite State Machine (FSM) paradigm.``",0,Sanjievsharma/FSM-for-vending-machine-behaviour,701172034,SystemVerilog,FSM-for-vending-machine-behaviour,6,0,2023-10-06 11:50:07+00:00,[],None
251,https://github.com/richardoppiyo/gcd16_bits.git,2023-10-08 01:15:57+00:00,System Verilog code for 16 bit GCD,0,richardoppiyo/gcd16_bits,701924303,SystemVerilog,gcd16_bits,9,0,2023-10-08 01:16:38+00:00,[],None
252,https://github.com/ma3332/sha256test.git,2023-10-10 17:41:04+00:00,,0,ma3332/sha256test,703155002,SystemVerilog,sha256test,4,0,2023-10-10 17:41:48+00:00,[],None
253,https://github.com/kianomoomi/RISC-V-Processor-Implementation.git,2023-10-08 17:18:32+00:00,"This repository contains the implementation of a RISC-V processor. For a detailed overview of the different phases of the project, please refer to the README file.",0,kianomoomi/RISC-V-Processor-Implementation,702163243,SystemVerilog,RISC-V-Processor-Implementation,817,0,2023-10-08 17:35:15+00:00,[],None
254,https://github.com/Lelezinski/uvm-sandbox.git,2023-11-02 18:05:46+00:00,,0,Lelezinski/uvm-sandbox,713535630,SystemVerilog,uvm-sandbox,3,0,2023-11-02 18:05:54+00:00,[],None
255,https://github.com/charverr/score4.git,2023-11-02 10:14:27+00:00,score4 project for the university course vlsi,0,charverr/score4,713337173,SystemVerilog,score4,4,0,2023-11-02 10:15:40+00:00,[],None
256,https://github.com/AggelosKv/fsm_formal_verification.git,2023-10-26 18:00:28+00:00,,0,AggelosKv/fsm_formal_verification,710448933,SystemVerilog,fsm_formal_verification,10,0,2023-10-31 17:09:56+00:00,[],None
257,https://github.com/Soleiman-Manteghi/SDF-Nios2.git,2023-10-16 01:08:44+00:00,,0,Soleiman-Manteghi/SDF-Nios2,705424209,SystemVerilog,SDF-Nios2,11054,0,2023-10-16 01:12:20+00:00,[],None
258,https://github.com/OYounis/sparceMem.git,2023-10-27 12:31:11+00:00,,0,OYounis/sparceMem,710781620,SystemVerilog,sparceMem,5,0,2023-10-27 12:32:00+00:00,[],None
259,https://github.com/rishabh4749/TrafficSignal.git,2023-11-04 08:41:10+00:00,Traffic Signal Implementation in Verilog,0,rishabh4749/TrafficSignal,714213432,SystemVerilog,TrafficSignal,3,0,2023-11-04 08:42:37+00:00,[],None
260,https://github.com/USKhan101/security_verification_FSM.git,2023-11-04 13:09:24+00:00,,0,USKhan101/security_verification_FSM,714283618,SystemVerilog,security_verification_FSM,6,0,2023-11-04 13:22:54+00:00,[],https://api.github.com/licenses/mit
261,https://github.com/SiddantY/SimplifiedLC3.git,2023-11-01 04:30:52+00:00,System Verilog Implementation of a simiplified version of LC3 (16 bit architecture),0,SiddantY/SimplifiedLC3,712734716,SystemVerilog,SimplifiedLC3,19,0,2023-11-01 04:54:14+00:00,[],None
262,https://github.com/biafranco/verilogStructural.git,2023-11-06 17:02:29+00:00,,0,biafranco/verilogStructural,715199569,SystemVerilog,verilogStructural,9,0,2023-11-06 17:13:16+00:00,[],None
263,https://github.com/shabarshov/MPSIS.git,2023-10-30 21:52:08+00:00,,0,shabarshov/MPSIS,712140889,SystemVerilog,MPSIS,19,0,2023-10-30 21:54:14+00:00,[],None
264,https://github.com/sepehrfazeli/FPGA-programming.git,2023-10-06 11:00:48+00:00,,0,sepehrfazeli/FPGA-programming,701301155,SystemVerilog,FPGA-programming,91274,0,2023-12-11 07:30:20+00:00,[],None
265,https://github.com/nicolasZhao1908/MIRI-PA.git,2023-10-10 09:09:26+00:00,,0,nicolasZhao1908/MIRI-PA,702923553,SystemVerilog,MIRI-PA,1872,0,2024-01-24 15:54:37+00:00,[],https://api.github.com/licenses/mit
266,https://github.com/gaph-pucrs/TaskInjector.git,2023-11-01 20:46:13+00:00,A many-core peripheral to deploy applications into the system,0,gaph-pucrs/TaskInjector,713098523,SystemVerilog,TaskInjector,24,0,2023-11-02 22:35:39+00:00,[],None
267,https://github.com/MaddieVorhies/ELC5396_ClassReport3.git,2023-10-13 03:41:31+00:00,,0,MaddieVorhies/ELC5396_ClassReport3,704336208,SystemVerilog,ELC5396_ClassReport3,81,0,2023-10-13 03:53:36+00:00,[],None
268,https://github.com/pauloohaha/jtagTest.git,2023-10-13 23:11:35+00:00,,1,pauloohaha/jtagTest,704725201,SystemVerilog,jtagTest,128,0,2023-10-16 18:46:28+00:00,[],None
269,https://github.com/2023-Fall-ECE4278/lab7.git,2023-10-04 03:00:16+00:00,FIFO Synthesis,0,2023-Fall-ECE4278/lab7,700142518,SystemVerilog,lab7,15,0,2023-11-06 07:48:45+00:00,[],None
270,https://github.com/Buraddo23/pcie_interface_verification.git,2023-10-05 09:42:24+00:00,Verification project for a PCIe interface,0,Buraddo23/pcie_interface_verification,700786635,SystemVerilog,pcie_interface_verification,2,0,2023-10-05 11:19:14+00:00,[],None
271,https://github.com/Mateusz-alicante/lab03.git,2023-10-15 01:41:20+00:00,,1,Mateusz-alicante/lab03,705090434,SystemVerilog,lab03,2,0,2023-10-15 01:41:40+00:00,[],None
272,https://github.com/hrirhea/Verification-of-Sunchronous-FIFO.git,2023-10-15 11:16:12+00:00,Designing and Verification of Synchronous FIFO,1,hrirhea/Verification-of-Sunchronous-FIFO,705209408,SystemVerilog,Verification-of-Sunchronous-FIFO,37,0,2023-10-15 11:25:25+00:00,[],None
273,https://github.com/chihuahuadog/chasingLEDFPGA.git,2023-10-03 16:42:28+00:00,,0,chihuahuadog/chasingLEDFPGA,699947405,SystemVerilog,chasingLEDFPGA,21,0,2023-10-03 22:23:06+00:00,[],None
274,https://github.com/anbirn/counter_pwm.git,2023-10-03 13:53:48+00:00,SV implementation of a counter. Digital frontend and backend for Cadence.,0,anbirn/counter_pwm,699867325,SystemVerilog,counter_pwm,6,0,2023-10-03 13:58:24+00:00,[],None
275,https://github.com/Ghostdash/ELEC402.git,2023-10-04 01:12:37+00:00,,0,Ghostdash/ELEC402,700115053,SystemVerilog,ELEC402,22746,0,2023-10-04 01:28:37+00:00,[],None
276,https://github.com/rpeters54/Enigma-tic.git,2023-10-23 06:39:58+00:00,Digital Implementation of an Enigma Text Encryption Machine,0,rpeters54/Enigma-tic,708671896,SystemVerilog,Enigma-tic,19,0,2023-10-23 06:52:02+00:00,[],None
277,https://github.com/averi-u/Lab-1-Verilog-starter-code.git,2023-10-22 19:58:19+00:00,,0,averi-u/Lab-1-Verilog-starter-code,708522816,SystemVerilog,Lab-1-Verilog-starter-code,8,0,2023-10-22 19:58:31+00:00,[],None
278,https://github.com/muhammadvip123/ATM---based-bank-system.git,2023-10-22 08:06:41+00:00,"Design Part: System Architecture/Design, Write High Level Model of the System, Write the Verilog Code. Verification Part: create Testbench, define design properties or assertion using SVA, create coverage model.",0,muhammadvip123/ATM---based-bank-system,708324859,SystemVerilog,ATM---based-bank-system,1589,0,2023-10-22 08:13:13+00:00,[],None
279,https://github.com/Ahmed162817/FIFO.git,2023-10-10 21:46:14+00:00,,0,Ahmed162817/FIFO,703242122,SystemVerilog,FIFO,13,0,2023-10-10 21:57:53+00:00,[],None
280,https://github.com/brayner1398/SystemVerilogTest.git,2023-10-05 01:36:09+00:00,,0,brayner1398/SystemVerilogTest,700635448,SystemVerilog,SystemVerilogTest,0,0,2023-10-05 01:41:57+00:00,[],None
281,https://github.com/abhaykn99/SV_UVM_verification_projects.git,2023-10-09 10:18:18+00:00,,0,abhaykn99/SV_UVM_verification_projects,702440146,SystemVerilog,SV_UVM_verification_projects,9653,0,2023-10-26 13:59:44+00:00,[],None
282,https://github.com/zainmusafir/tinyALU_design-UVM.git,2023-10-08 13:51:44+00:00,"design of 3 operand TinyALU mod inVHDL , with UVM.",0,zainmusafir/tinyALU_design-UVM,702100035,SystemVerilog,tinyALU_design-UVM,10572,0,2023-10-08 14:00:01+00:00,[],None
283,https://github.com/NandeeshaSwamy/ffvdd_ahp1_igc.git,2023-10-25 09:30:13+00:00,,0,NandeeshaSwamy/ffvdd_ahp1_igc,709729954,SystemVerilog,ffvdd_ahp1_igc,21,0,2023-11-24 02:54:42+00:00,[],None
284,https://github.com/CMasterM/CSE140L-labs.git,2023-10-17 01:21:06+00:00,Labs for our CSE140L group,0,CMasterM/CSE140L-labs,705928942,SystemVerilog,CSE140L-labs,5076,0,2023-10-17 01:22:04+00:00,[],None
285,https://github.com/Li357/voxos.git,2023-10-25 20:48:01+00:00,6.205 Final Project: a vocoder on FPGA,0,Li357/voxos,710015386,SystemVerilog,voxos,14942,0,2023-11-05 19:44:44+00:00,[],https://api.github.com/licenses/mit
286,https://github.com/rishabh4749/ParityDetector.git,2023-11-04 08:34:06+00:00,Serial Parity Detector Implementation in Verilog,0,rishabh4749/ParityDetector,714211742,SystemVerilog,ParityDetector,4,0,2023-11-04 08:35:46+00:00,[],None
287,https://github.com/tarun-prakash/nanocmos2.git,2023-10-10 00:57:08+00:00,,0,tarun-prakash/nanocmos2,702761448,SystemVerilog,nanocmos2,27,0,2023-10-10 01:09:38+00:00,[],None
288,https://github.com/changh28/svpwm.git,2023-11-07 03:27:10+00:00,,0,changh28/svpwm,715390453,SystemVerilog,svpwm,6,0,2023-11-07 03:28:19+00:00,[],None
289,https://github.com/SHAHIDMEHMOODS/vs_code_push.git,2023-10-21 15:21:16+00:00,,0,SHAHIDMEHMOODS/vs_code_push,708117186,SystemVerilog,vs_code_push,1,0,2023-10-21 16:07:42+00:00,[],None
290,https://github.com/jake19976/lab-3-l1e-jake19976.git,2023-10-27 04:42:40+00:00,Jake Hwang-Lab3,0,jake19976/lab-3-l1e-jake19976,710619417,SystemVerilog,lab-3-l1e-jake19976,451,0,2023-10-27 05:03:32+00:00,[],None
291,https://github.com/iranmedina04/project_2_veri.git,2023-10-19 19:53:56+00:00,Esa picha proyecto de veri,0,iranmedina04/project_2_veri,707391335,SystemVerilog,project_2_veri,1357,0,2023-10-23 00:38:37+00:00,[],None
292,https://github.com/mysorenan/RTLs.git,2023-10-24 06:38:32+00:00,1. Contains Generic RTLs frequently Used,0,mysorenan/RTLs,709163067,SystemVerilog,RTLs,0,0,2023-10-24 07:02:43+00:00,[],None
293,https://github.com/i2xbekbergen/Vending-Machine.git,2023-10-26 07:46:20+00:00,The goal of this project is to imitate the working process of the Vending Machine,0,i2xbekbergen/Vending-Machine,710189644,SystemVerilog,Vending-Machine,1093,0,2023-10-26 08:09:32+00:00,[],None
294,https://github.com/GiorgosPelekidis/dipl-proc.git,2023-10-09 09:11:31+00:00,,0,GiorgosPelekidis/dipl-proc,702411023,SystemVerilog,dipl-proc,296,0,2023-10-09 09:16:18+00:00,[],None
295,https://github.com/Jvlachos/FPGA-VGA-Maze.git,2023-10-03 11:53:44+00:00,Maze game in system Verilog  ,0,Jvlachos/FPGA-VGA-Maze,699814263,SystemVerilog,FPGA-VGA-Maze,6021,0,2023-10-03 11:55:34+00:00,[],None
296,https://github.com/nhattan121/modifier_cpu.git,2023-10-11 01:47:36+00:00,risc-v isa extension for GF,0,nhattan121/modifier_cpu,703300460,SystemVerilog,modifier_cpu,1,0,2023-10-11 01:51:22+00:00,[],None
297,https://github.com/Mhd-Shah/Verification-of-I2C-communication-protocol.git,2023-10-30 02:16:59+00:00,Verification i2c communication protocol,0,Mhd-Shah/Verification-of-I2C-communication-protocol,711706199,SystemVerilog,Verification-of-I2C-communication-protocol,462,0,2023-11-16 07:20:45+00:00,"['i2c-communication', 'i2c-controller', 'i2c-memory', 'i2c-protocol', 'systemverilog', 'systemverilog-test-bench', 'verilog']",None
298,https://github.com/lukeras03/Project2CompOrg.git,2023-10-07 16:05:46+00:00,Repository for Second Project,0,lukeras03/Project2CompOrg,701807644,SystemVerilog,Project2CompOrg,5,0,2023-10-07 16:08:23+00:00,[],None
299,https://github.com/waderylan/Computer-Hardware-Design.git,2023-10-06 17:05:56+00:00,,0,waderylan/Computer-Hardware-Design,701454593,SystemVerilog,Computer-Hardware-Design,3198,0,2023-10-06 17:19:28+00:00,[],None
300,https://github.com/fawang3y/mytest.git,2023-10-08 07:22:50+00:00,first git use test for wfan,0,fawang3y/mytest,701994467,SystemVerilog,mytest,13,0,2023-10-08 07:26:41+00:00,[],None
301,https://github.com/KnowAashish/SystemVerilog-Design_Verification_of_Serial_Peripheral_Interface.git,2023-10-23 05:29:08+00:00,This repository contains detailed RTL design and TB verification of a Serial Peripheral Interface (SPI).,0,KnowAashish/SystemVerilog-Design_Verification_of_Serial_Peripheral_Interface,708651919,SystemVerilog,SystemVerilog-Design_Verification_of_Serial_Peripheral_Interface,10,0,2024-01-28 00:49:25+00:00,[],None
302,https://github.com/zaazad/tapeout_IM_core.git,2023-11-05 23:21:15+00:00,,0,zaazad/tapeout_IM_core,714830257,SystemVerilog,tapeout_IM_core,28,0,2023-11-05 23:28:24+00:00,[],None
303,https://github.com/valmyr/UVM.git,2023-10-15 19:16:02+00:00,,0,valmyr/UVM,705353304,SystemVerilog,UVM,4,0,2023-10-15 19:19:58+00:00,[],None
304,https://github.com/YYWBE/temp.git,2023-10-22 17:30:52+00:00,,0,YYWBE/temp,708481732,SystemVerilog,temp,58,0,2023-10-26 19:11:20+00:00,[],None
305,https://github.com/piscoiandrei/LSIC.git,2023-10-30 14:58:15+00:00,,0,piscoiandrei/LSIC,711980113,SystemVerilog,LSIC,1,0,2023-10-30 16:07:27+00:00,[],None
306,https://github.com/bumjoooon/testbench_ex1.git,2023-10-30 01:02:39+00:00,,0,bumjoooon/testbench_ex1,711683138,SystemVerilog,testbench_ex1,1,0,2023-10-30 04:42:11+00:00,[],None
307,https://github.com/Kfir-Barzilay/bomberman_SV.git,2023-10-17 12:22:33+00:00,A game that was written in system verilog,0,Kfir-Barzilay/bomberman_SV,706161009,SystemVerilog,bomberman_SV,1775,0,2023-10-17 12:31:35+00:00,[],None
308,https://github.com/Little-W/RISC-V-SOC.git,2023-10-23 04:53:26+00:00,,0,Little-W/RISC-V-SOC,708643396,SystemVerilog,RISC-V-SOC,14,0,2023-11-06 09:40:45+00:00,[],None
309,https://github.com/Amruthab12/demo.git,2023-10-11 06:39:41+00:00,,0,Amruthab12/demo,703387872,SystemVerilog,demo,1,0,2023-10-11 06:40:31+00:00,[],None
310,https://github.com/RuchchaSD/RV32I_Processor_Design_SystemVerilog.git,2023-10-12 07:32:45+00:00,,0,RuchchaSD/RV32I_Processor_Design_SystemVerilog,703924977,SystemVerilog,RV32I_Processor_Design_SystemVerilog,7282,0,2023-10-18 10:19:40+00:00,[],None
311,https://github.com/semlee/RISC-V.git,2023-10-30 18:49:24+00:00,Basic RISC-V machine on Verilog,0,semlee/RISC-V,712080703,SystemVerilog,RISC-V,27,0,2023-10-30 20:07:48+00:00,[],None
312,https://github.com/vajo123/UVM.git,2023-11-03 09:28:39+00:00,,0,vajo123/UVM,713809277,SystemVerilog,UVM,17,0,2023-11-03 09:32:10+00:00,[],None
313,https://github.com/marwan-ramzi/uvm_seq_det.git,2023-10-03 12:52:12+00:00,,0,marwan-ramzi/uvm_seq_det,699838835,SystemVerilog,uvm_seq_det,7,0,2023-10-03 13:13:10+00:00,[],None
314,https://github.com/kaveeshwaragayanath/RISCV_Single_Cycle_Processor.git,2023-10-04 13:52:05+00:00,,0,kaveeshwaragayanath/RISCV_Single_Cycle_Processor,700384506,SystemVerilog,RISCV_Single_Cycle_Processor,15856,0,2023-10-05 14:37:35+00:00,[],None
315,https://github.com/nabeel-at-intel/cookbook.git,2023-10-06 04:15:19+00:00,,0,nabeel-at-intel/cookbook,701164362,SystemVerilog,cookbook,61,0,2023-10-06 04:51:38+00:00,[],None
316,https://github.com/al719/UART_RX_UVM.git,2023-10-06 03:44:55+00:00,,0,al719/UART_RX_UVM,701157279,SystemVerilog,UART_RX_UVM,387,0,2023-10-06 04:45:22+00:00,[],None
317,https://github.com/yrraadi-io/time-traveler.git,2023-10-07 17:04:06+00:00,FPGA based stop watch,0,yrraadi-io/time-traveler,701824606,SystemVerilog,time-traveler,1577,0,2023-10-07 17:07:54+00:00,[],None
318,https://github.com/kaivalyaeAnilP/APB-Master-UVM-Testbench.git,2023-10-03 16:20:38+00:00,,0,kaivalyaeAnilP/APB-Master-UVM-Testbench,699937852,SystemVerilog,APB-Master-UVM-Testbench,9,0,2023-11-30 10:18:45+00:00,[],None
319,https://github.com/Purdue-SoCET/Phase-Locked-Loop.git,2023-11-07 15:24:43+00:00,,0,Purdue-SoCET/Phase-Locked-Loop,715659869,SystemVerilog,Phase-Locked-Loop,9,0,2023-12-06 18:07:50+00:00,[],None
320,https://github.com/JhnWstbrk/ELC4396_Project.git,2023-10-04 17:28:32+00:00,,0,JhnWstbrk/ELC4396_Project,700487168,SystemVerilog,ELC4396_Project,71358,0,2023-12-10 21:49:53+00:00,[],None
321,https://github.com/NRJaggers/Introduction-to-Hardware-Security.git,2023-10-18 13:30:15+00:00,Repository to store the labs and assignments from Cal Poly SLO EE 426 - Introduction to Hardware Security,0,NRJaggers/Introduction-to-Hardware-Security,706713355,SystemVerilog,Introduction-to-Hardware-Security,23649,0,2023-10-24 07:05:20+00:00,[],None
322,https://github.com/m-haris-n/risc-v-single-cycle-processor.git,2023-10-08 14:57:05+00:00,,0,m-haris-n/risc-v-single-cycle-processor,702120510,SystemVerilog,risc-v-single-cycle-processor,37,0,2023-10-08 14:58:09+00:00,[],None
323,https://github.com/ani171/Single_cycled_RISC-Vprocessor.git,2023-10-09 12:18:33+00:00,,0,ani171/Single_cycled_RISC-Vprocessor,702489765,SystemVerilog,Single_cycled_RISC-Vprocessor,4120,0,2023-12-29 10:29:17+00:00,[],None
324,https://github.com/akashravibhat/Bitonic_sorter.git,2023-10-26 12:28:33+00:00,,1,akashravibhat/Bitonic_sorter,710301478,SystemVerilog,Bitonic_sorter,75,0,2024-03-20 17:38:59+00:00,[],None
325,https://github.com/Zhuang-Alfie/RISC-V-32I.git,2023-11-04 15:11:50+00:00,,0,Zhuang-Alfie/RISC-V-32I,714321856,SystemVerilog,RISC-V-32I,22150,0,2024-04-08 20:49:27+00:00,[],None
326,https://github.com/AdilHydari/Pipelined_RiscV.git,2023-10-31 17:56:26+00:00,,0,AdilHydari/Pipelined_RiscV,712560375,SystemVerilog,Pipelined_RiscV,1259,0,2024-01-23 19:11:32+00:00,[],None
327,https://github.com/Dalekamistoso/mrdofix-sidi-drwh0.git,2023-10-21 15:55:33+00:00,Mister Do Core for Sidi,0,Dalekamistoso/mrdofix-sidi-drwh0,708127726,SystemVerilog,mrdofix-sidi-drwh0,180,0,2023-10-29 14:42:10+00:00,[],None
328,https://github.com/SHAHIDMEHMOODS/git_bash.git,2023-10-21 11:41:48+00:00,,0,SHAHIDMEHMOODS/git_bash,708054628,SystemVerilog,git_bash,4,0,2023-10-21 12:26:29+00:00,[],None
329,https://github.com/Shahiraosama/Verification_Dual_port_RAM.git,2023-10-10 20:24:19+00:00,,0,Shahiraosama/Verification_Dual_port_RAM,703218179,SystemVerilog,Verification_Dual_port_RAM,20,0,2023-10-10 20:26:12+00:00,[],None
330,https://github.com/NoelSengel/Blinking-LED-Core.git,2023-10-07 15:51:05+00:00,Chu's Example 11.9.4 Blinking-LED Core,0,NoelSengel/Blinking-LED-Core,701803404,SystemVerilog,Blinking-LED-Core,18929,0,2023-10-12 02:14:33+00:00,[],None
331,https://github.com/aravChamp/Testbeds.git,2023-10-12 15:11:38+00:00,,0,aravChamp/Testbeds,704116917,SystemVerilog,Testbeds,1042,0,2023-10-12 15:12:59+00:00,[],None
332,https://github.com/Mikey597/VDIC.git,2023-10-14 16:57:14+00:00,,0,Mikey597/VDIC,704971370,SystemVerilog,VDIC,567,0,2023-10-15 21:05:39+00:00,[],None
333,https://github.com/Aleksandra564/VDIC.git,2023-10-14 17:01:14+00:00,VDIC,0,Aleksandra564/VDIC,704972589,SystemVerilog,VDIC,70895,0,2023-10-14 17:16:37+00:00,[],None
334,https://github.com/mohamedelshafie/verifying-uart-using-uvm.git,2023-10-23 22:55:59+00:00,,0,mohamedelshafie/verifying-uart-using-uvm,709049185,SystemVerilog,verifying-uart-using-uvm,42,0,2023-10-26 21:12:03+00:00,[],None
335,https://github.com/Shreesh-Kulkarni/rv32F-tlv-sv.git,2023-10-03 19:44:23+00:00,A repository consisting of code files for designing the Single Precision Floating Point extension for RV32I.,0,Shreesh-Kulkarni/rv32F-tlv-sv,700021632,SystemVerilog,rv32F-tlv-sv,7,0,2023-12-24 10:57:22+00:00,[],None
336,https://github.com/Rochan06/ALU-Verification.git,2023-10-06 02:10:36+00:00,,0,Rochan06/ALU-Verification,701136400,SystemVerilog,ALU-Verification,9,0,2024-01-06 20:39:15+00:00,[],None
337,https://github.com/zhouyangye1076/sv_demo.git,2023-11-07 05:39:21+00:00,the demo for sv,0,zhouyangye1076/sv_demo,715424986,SystemVerilog,sv_demo,2,0,2023-11-07 06:02:54+00:00,[],None
338,https://github.com/jbcgames/proyecto-6..git,2023-10-31 02:55:37+00:00,,0,jbcgames/proyecto-6.,712215514,SystemVerilog,proyecto-6.,235660,0,2023-10-31 03:00:33+00:00,[],None
339,https://github.com/gzyIDE/ZYNQ_PL_SDRAM_test.git,2023-11-05 13:26:18+00:00,SDRAM Access test from PL logic,0,gzyIDE/ZYNQ_PL_SDRAM_test,714640615,SystemVerilog,ZYNQ_PL_SDRAM_test,22,0,2023-11-05 13:48:09+00:00,[],None
340,https://github.com/Knightmare-0/System-Verilog.git,2023-10-25 07:35:17+00:00,,1,Knightmare-0/System-Verilog,709685075,SystemVerilog,System-Verilog,665,0,2023-11-06 08:27:10+00:00,[],None
341,https://github.com/AlanChavez150/rtl_prac.git,2023-10-26 02:30:01+00:00,"Random RTL stuff for ""fun""",0,AlanChavez150/rtl_prac,710095910,SystemVerilog,rtl_prac,13,0,2023-10-26 02:31:01+00:00,[],None
342,https://github.com/nikhilreddi/circular_buffer.git,2023-10-28 19:07:11+00:00,,0,nikhilreddi/circular_buffer,711284520,SystemVerilog,circular_buffer,77,0,2023-10-28 19:10:21+00:00,[],None
343,https://github.com/mingkaic1/tt05-stack-machine.git,2023-10-30 23:13:34+00:00,,0,mingkaic1/tt05-stack-machine,712161284,SystemVerilog,tt05-stack-machine,52,0,2023-10-31 06:47:06+00:00,[],https://api.github.com/licenses/apache-2.0
344,https://github.com/flaviens/verilator-b1.git,2023-11-03 09:41:58+00:00,Reproduce a segmentation fault in the newest Verilator,0,flaviens/verilator-b1,713814666,SystemVerilog,verilator-b1,68,0,2023-11-03 09:42:20+00:00,[],None
345,https://github.com/asinghani/tinyscanchain.git,2023-11-04 05:42:00+00:00,Generating scan chains using <100 lines of Python,0,asinghani/tinyscanchain,714172410,SystemVerilog,tinyscanchain,7,0,2023-11-06 02:55:46+00:00,[],None
346,https://github.com/asinghani/uwuifier-tt05.git,2023-11-04 06:48:49+00:00,,0,asinghani/uwuifier-tt05,714187118,SystemVerilog,uwuifier-tt05,16,0,2023-11-04 06:57:12+00:00,[],https://api.github.com/licenses/apache-2.0
347,https://github.com/Jachm11/CE4302-Project-II.git,2023-10-12 00:44:23+00:00,Vector Processor,0,Jachm11/CE4302-Project-II,703805358,SystemVerilog,CE4302-Project-II,687352,0,2023-11-22 09:20:57+00:00,[],None
348,https://github.com/joyMidoZ/apb-axi4lite_bridge.git,2023-10-31 12:46:37+00:00,,0,joyMidoZ/apb-axi4lite_bridge,712421164,SystemVerilog,apb-axi4lite_bridge,510,0,2023-11-07 11:17:10+00:00,[],None
349,https://github.com/Ammara-Noor/risc-v-single-cycle-processor.git,2023-10-09 10:28:28+00:00,,0,Ammara-Noor/risc-v-single-cycle-processor,702444509,SystemVerilog,risc-v-single-cycle-processor,13,0,2023-10-13 05:18:04+00:00,[],None
350,https://github.com/Lucario2319/FoosballStars.git,2023-11-01 05:10:31+00:00,This repository contains code for our dld project on a football game made using basys-3 fpga board and vivado,1,Lucario2319/FoosballStars,712744540,SystemVerilog,FoosballStars,205,0,2023-11-30 01:01:07+00:00,[],None
351,https://github.com/GabbedT/ZenithSoC.git,2023-10-31 10:30:57+00:00,General purpose FPGA based System On Chip built around a powerful RISC-V 32 bit CPU.,0,GabbedT/ZenithSoC,712367590,SystemVerilog,ZenithSoC,527,0,2023-10-31 10:33:17+00:00,[],None
352,https://github.com/Mhd-Shah/Verification-of-SPI-communication-protocol.git,2023-10-27 01:38:50+00:00,Verification of spi protocol,0,Mhd-Shah/Verification-of-SPI-communication-protocol,710574385,SystemVerilog,Verification-of-SPI-communication-protocol,161,0,2023-11-16 07:20:55+00:00,"['spi', 'spi-communication', 'spi-master', 'spi-protocol', 'spi-slave', 'systemverilog', 'systemverilog-test-bench', 'verilog', 'verilog-project']",None
353,https://github.com/MinotiKarkhanis/5-Stage-pipeline-MIPS-Lite-Architecture.git,2023-10-25 01:38:46+00:00,Design and Simulation of 5 stage pipeline MIPS LITE Architecture,0,MinotiKarkhanis/5-Stage-pipeline-MIPS-Lite-Architecture,709586670,SystemVerilog,5-Stage-pipeline-MIPS-Lite-Architecture,179,0,2023-10-25 01:50:45+00:00,[],None
354,https://github.com/MahmouodMagdi/Modular-Multiplier.git,2023-10-24 21:17:39+00:00,A System Verilog Design of the Shift-sub Modular Multiplier Algorithm ,0,MahmouodMagdi/Modular-Multiplier,709523884,SystemVerilog,Modular-Multiplier,55,0,2023-10-24 21:25:48+00:00,[],None
355,https://github.com/kele14x/bfp.git,2023-10-28 03:42:08+00:00,BFP compression for O-RAN,0,kele14x/bfp,711043371,SystemVerilog,bfp,52,0,2023-10-28 03:55:13+00:00,[],https://api.github.com/licenses/gpl-3.0
356,https://github.com/jleugeri/tnt-sparse.git,2023-11-03 05:49:14+00:00,SParse ARray SErializer,0,jleugeri/tnt-sparse,713727425,SystemVerilog,tnt-sparse,36,0,2023-11-04 15:19:16+00:00,[],https://api.github.com/licenses/apache-2.0
357,https://github.com/agusclap/Arquitectura1.git,2023-10-27 22:16:00+00:00,,0,agusclap/Arquitectura1,710984448,SystemVerilog,Arquitectura1,521,0,2023-10-27 22:17:25+00:00,[],None
358,https://github.com/Saad-emb/Design-and-UVM-Verification-of-ALU.git,2023-10-21 17:43:22+00:00,Design and UVM Verification of ALU,0,Saad-emb/Design-and-UVM-Verification-of-ALU,708159153,SystemVerilog,Design-and-UVM-Verification-of-ALU,1182,0,2023-10-21 17:44:17+00:00,[],None
359,https://github.com/stornado/UVM-Reference-Implementation.git,2023-10-18 15:00:26+00:00,UVM Reference Implementation dowload from https://accellera.org/downloads/standards/uvm,0,stornado/UVM-Reference-Implementation,706757708,SystemVerilog,UVM-Reference-Implementation,5502,0,2023-11-18 15:16:27+00:00,[],https://api.github.com/licenses/apache-2.0
360,https://github.com/snevindsouza/Counter_with_Parallel_load_SystemVerilog.git,2023-10-06 13:43:58+00:00,An 8-bit counter that counts from 0 to 255 when it is enabled and parallelly loaded. Structural approach is used here and treated as a black box and is verified using OOP based testbench.,0,snevindsouza/Counter_with_Parallel_load_SystemVerilog,701366534,SystemVerilog,Counter_with_Parallel_load_SystemVerilog,17,0,2023-10-21 11:28:30+00:00,"['systemverilog', 'verilog', 'vhdl']",https://api.github.com/licenses/mit
361,https://github.com/Divya-i/PROJECTS.git,2023-10-14 15:59:08+00:00,,0,Divya-i/PROJECTS,704953985,SystemVerilog,PROJECTS,193,0,2023-10-15 09:27:28+00:00,[],None
362,https://github.com/onionT-312/Quatus_SystemVHDL.git,2023-10-17 11:37:40+00:00,,0,onionT-312/Quatus_SystemVHDL,706141853,SystemVerilog,Quatus_SystemVHDL,4,0,2023-10-17 11:40:42+00:00,[],None
363,https://github.com/Kaweees/OTTER-Reference.git,2023-10-17 00:06:57+00:00,OTTER MCU Reference created by Dr. Joseph Callenes-Sloan,0,Kaweees/OTTER-Reference,705911615,SystemVerilog,OTTER-Reference,29,0,2023-10-24 16:47:26+00:00,[],None
364,https://github.com/mdkane14/ClassReport3.git,2023-10-12 18:38:26+00:00,,0,mdkane14/ClassReport3,704197774,SystemVerilog,ClassReport3,38,0,2023-10-12 18:39:49+00:00,[],None
365,https://github.com/imraghvv/systemVerilog.git,2023-10-18 07:38:03+00:00,,0,imraghvv/systemVerilog,706561944,SystemVerilog,systemVerilog,13,0,2023-10-18 07:44:27+00:00,[],None
366,https://github.com/Shahiraosama/UVM-environment-for-RAM.git,2023-10-22 21:22:29+00:00,,0,Shahiraosama/UVM-environment-for-RAM,708543272,SystemVerilog,UVM-environment-for-RAM,27,0,2023-10-22 21:23:58+00:00,[],None
367,https://github.com/cascade-artifacts-designs/cascade-kronos.git,2023-10-10 13:08:26+00:00,,0,cascade-artifacts-designs/cascade-kronos,703027282,SystemVerilog,cascade-kronos,281,0,2023-10-10 13:18:58+00:00,[],https://api.github.com/licenses/apache-2.0
368,https://github.com/OutOFServise/pcie_ctl.git,2023-10-16 07:08:00+00:00,Open source code for papers ,0,OutOFServise/pcie_ctl,705518509,SystemVerilog,pcie_ctl,63347,0,2023-10-16 07:24:31+00:00,[],None
369,https://github.com/OSmOlga/systemverilog-homework.git,2023-10-14 19:28:34+00:00,,0,OSmOlga/systemverilog-homework,705012461,SystemVerilog,systemverilog-homework,134,0,2023-10-20 18:04:46+00:00,[],None
370,https://github.com/SungChul-CHA/DigitalClock_Verilog.git,2023-11-07 09:44:02+00:00,,0,SungChul-CHA/DigitalClock_Verilog,715511721,SystemVerilog,DigitalClock_Verilog,49986,0,2023-11-20 03:53:53+00:00,[],None
371,https://github.com/Nitinyk/VendingMachine.git,2023-10-21 08:40:19+00:00,,0,Nitinyk/VendingMachine,708008828,SystemVerilog,VendingMachine,476,0,2023-11-24 12:01:17+00:00,[],None
372,https://github.com/Mateusz-alicante/ECE253.git,2023-10-16 14:25:44+00:00,,0,Mateusz-alicante/ECE253,705701721,SystemVerilog,ECE253,424,0,2023-10-16 14:28:57+00:00,[],None
373,https://github.com/Nanda200/JTAG-UVC-.git,2023-10-30 17:07:15+00:00,JTAG UVC using UVM methodology,0,Nanda200/JTAG-UVC-,712038800,SystemVerilog,JTAG-UVC-,29,0,2023-10-30 17:50:22+00:00,[],None
374,https://github.com/AdanW7/4363-Labs.git,2023-10-12 17:13:48+00:00,,0,AdanW7/4363-Labs,704166488,SystemVerilog,4363-Labs,725,0,2023-12-11 19:58:57+00:00,[],None
375,https://github.com/gaurab1/6205-FencePGA.git,2023-10-30 02:54:25+00:00,This is the final project for 6.205 contributed by Gaurab and Muhender.,0,gaurab1/6205-FencePGA,711715522,SystemVerilog,6205-FencePGA,1146,0,2023-12-14 17:20:39+00:00,[],None
376,https://github.com/Drakonof/hdl.git,2023-10-17 11:00:34+00:00,,0,Drakonof/hdl,706126396,SystemVerilog,hdl,96,0,2023-10-17 11:09:44+00:00,[],None
377,https://github.com/zacky1972/sample_adder.git,2023-10-14 21:15:52+00:00,Sample Adder,0,zacky1972/sample_adder,705038100,SystemVerilog,sample_adder,18,0,2023-10-14 21:40:06+00:00,[],https://api.github.com/licenses/apache-2.0
378,https://github.com/bumjoooon/chipverify.git,2023-11-02 05:13:29+00:00,testcodes for chipverify,0,bumjoooon/chipverify,713231885,SystemVerilog,chipverify,7,0,2023-11-06 04:04:42+00:00,[],None
379,https://github.com/suryal30103/Digital-Design-of-AlarmClock.git,2023-11-07 03:05:54+00:00,,0,suryal30103/Digital-Design-of-AlarmClock,715384823,SystemVerilog,Digital-Design-of-AlarmClock,448,0,2023-11-07 03:07:02+00:00,[],None
380,https://github.com/Petros-Emmanouilidis/tt05-Petros-Emmanouilidis-tiny-game-of-life.git,2023-10-28 05:28:34+00:00,TT05 Submission,0,Petros-Emmanouilidis/tt05-Petros-Emmanouilidis-tiny-game-of-life,711064055,SystemVerilog,tt05-Petros-Emmanouilidis-tiny-game-of-life,63,0,2023-10-28 05:39:05+00:00,[],https://api.github.com/licenses/apache-2.0
381,https://github.com/andrewanyu/git_test.git,2023-10-25 02:40:53+00:00,,0,andrewanyu/git_test,709601770,SystemVerilog,git_test,8,0,2023-10-25 02:49:20+00:00,[],None
382,https://github.com/michellavezzo/sap-sv.git,2023-10-24 19:10:13+00:00,"SAP 1 Microprocessor, System Verilog project for STRUCTURED DESIGN OF INTEGRATED CIRCUITS discipline",0,michellavezzo/sap-sv,709461872,SystemVerilog,sap-sv,163,0,2023-10-24 19:11:31+00:00,[],None
383,https://github.com/rishabh4749/SequenceDetector.git,2023-11-04 08:38:28+00:00,Sequence Detector Implementation in Verilog.,0,rishabh4749/SequenceDetector,714212781,SystemVerilog,SequenceDetector,4,0,2023-11-04 08:39:36+00:00,[],None
384,https://github.com/penadavid/SystemVerilog.git,2023-10-16 09:17:45+00:00,,0,penadavid/SystemVerilog,705570338,SystemVerilog,SystemVerilog,2,0,2023-10-16 09:26:22+00:00,[],None
385,https://github.com/EduardoFriesen/proyectoPrueba.git,2023-11-03 14:00:24+00:00,,0,EduardoFriesen/proyectoPrueba,713913411,SystemVerilog,proyectoPrueba,17142,0,2023-11-03 14:02:24+00:00,[],None
386,https://github.com/oga-engineering/codma_fyp_v2.git,2023-10-31 10:21:33+00:00,Pipelined Version of the CODMA FYP,0,oga-engineering/codma_fyp_v2,712363894,SystemVerilog,codma_fyp_v2,697,0,2023-10-31 10:21:47+00:00,[],None
387,https://github.com/bumjoooon/connection_test.git,2023-11-06 09:28:36+00:00,repository for connection test code,0,bumjoooon/connection_test,714999560,SystemVerilog,connection_test,6,0,2023-11-07 03:50:31+00:00,[],None
388,https://github.com/suryal30103/FFVDD-PROJECT.git,2023-10-23 12:42:50+00:00,,0,suryal30103/FFVDD-PROJECT,708808990,SystemVerilog,FFVDD-PROJECT,42,0,2023-10-27 05:04:37+00:00,[],None
389,https://github.com/agcoda/HDL.git,2023-10-21 21:50:55+00:00,Demo of HDL use in SytemVerilog and VHDL,0,agcoda/HDL,708216295,SystemVerilog,HDL,1356,0,2023-11-27 00:06:19+00:00,[],None
390,https://github.com/sauye2/ece385.git,2023-10-07 11:19:57+00:00,ECE 385 - Digital Systems Laboratory,0,sauye2/ece385,701720962,SystemVerilog,ece385,34,0,2023-10-07 11:22:48+00:00,[],None
391,https://github.com/cascade-artifacts-designs/cascade-kronos-k2.git,2023-10-10 13:02:26+00:00,,0,cascade-artifacts-designs/cascade-kronos-k2,703024583,SystemVerilog,cascade-kronos-k2,281,0,2023-10-10 13:02:33+00:00,[],https://api.github.com/licenses/apache-2.0
392,https://github.com/avaneeshreddy20/axi_uvm.git,2023-10-09 21:05:11+00:00,,0,avaneeshreddy20/axi_uvm,702708102,SystemVerilog,axi_uvm,18,0,2023-10-09 21:07:22+00:00,[],None
393,https://github.com/jigyasasingh14/System-Verilog-by-Jigyasa.git,2023-10-13 14:05:46+00:00,,0,jigyasasingh14/System-Verilog-by-Jigyasa,704555352,SystemVerilog,System-Verilog-by-Jigyasa,31,0,2023-10-13 14:10:02+00:00,[],None
394,https://github.com/Aschwiesow/Project-1.git,2023-10-15 18:26:28+00:00,,0,Aschwiesow/Project-1,705336748,SystemVerilog,Project-1,4,0,2023-10-15 23:59:11+00:00,[],None
395,https://github.com/isharadilshanra/RiscV-singlecycle-cpu.git,2023-10-16 05:53:40+00:00,"a 32-bit non-pipelined RISC-V processor using an FPGA  platform. used Quartus for simulation and design. develop a fully operational RISC-V processor that handle  instruction types such as R, I, S, and SB.  Also included the integration of custom  instructions, MEMCOPY and MUL, designed to augment the processor's functionality",0,isharadilshanra/RiscV-singlecycle-cpu,705493195,SystemVerilog,RiscV-singlecycle-cpu,666,0,2023-10-16 05:54:48+00:00,[],None
396,https://github.com/Vincenzo0709/Progetto_ES.git,2023-10-18 12:32:30+00:00,,0,Vincenzo0709/Progetto_ES,706683759,SystemVerilog,Progetto_ES,10355,0,2023-10-18 13:55:30+00:00,[],None
397,https://github.com/Shripriya-DK/Systemverilog_codes.git,2023-10-19 09:29:34+00:00,,0,Shripriya-DK/Systemverilog_codes,707129863,SystemVerilog,Systemverilog_codes,10,0,2023-10-19 09:36:07+00:00,[],None
398,https://github.com/SamirFrancoHerrera/ProcesadorMonociclo.git,2023-10-20 15:24:16+00:00,,0,SamirFrancoHerrera/ProcesadorMonociclo,707753791,SystemVerilog,ProcesadorMonociclo,82,0,2023-10-20 17:38:00+00:00,[],None
399,https://github.com/miggleliu/SV_Verification.git,2023-10-22 18:24:35+00:00,verification for a couple of DUTs,0,miggleliu/SV_Verification,708497643,SystemVerilog,SV_Verification,35,0,2023-10-22 18:26:55+00:00,[],None
400,https://github.com/snevindsouza/Adder_SystemVerilog.git,2023-10-05 01:05:02+00:00,A single SystemVerilog package with both classes of half as well as full adder is created and tested using the testbench ,0,snevindsouza/Adder_SystemVerilog,700627941,SystemVerilog,Adder_SystemVerilog,6,0,2023-10-21 11:25:00+00:00,"['fpga', 'systemverilog', 'verilog', 'vhdl']",None
401,https://github.com/K1rC0ff/Stream_arbiter_QoS.git,2023-10-08 18:43:36+00:00,,0,K1rC0ff/Stream_arbiter_QoS,702188387,SystemVerilog,Stream_arbiter_QoS,405,0,2023-10-08 19:07:23+00:00,[],None
402,https://github.com/CroosJJSE/UART_Serial_Bus.git,2023-10-09 07:48:42+00:00,,0,CroosJJSE/UART_Serial_Bus,702375210,SystemVerilog,UART_Serial_Bus,3,0,2023-10-09 08:46:48+00:00,[],None
403,https://github.com/humayunsiraj123/altera_univeristy_program.git,2023-10-21 19:38:20+00:00,,0,humayunsiraj123/altera_univeristy_program,708188538,SystemVerilog,altera_univeristy_program,10,0,2023-10-21 19:46:59+00:00,[],None
404,https://github.com/theloni-monk/Bespoke.git,2023-11-05 20:00:08+00:00,Generating bespoke FPGAs for ONNX models,0,theloni-monk/Bespoke,714786458,SystemVerilog,Bespoke,23653,0,2023-12-14 02:42:36+00:00,[],None
405,https://github.com/Harsha642/Four-Port-Switch-Verification.git,2023-11-06 02:35:05+00:00,,0,Harsha642/Four-Port-Switch-Verification,714872629,SystemVerilog,Four-Port-Switch-Verification,3765,0,2023-11-07 00:18:04+00:00,[],None
406,https://github.com/skudlur/bfloat-accel-tt.git,2023-10-07 13:45:29+00:00,BFloat16 IP for Open-MPW Tapeouts,0,skudlur/bfloat-accel-tt,701765121,SystemVerilog,bfloat-accel-tt,227,0,2023-12-19 14:06:50+00:00,[],https://api.github.com/licenses/mit
407,https://github.com/helcsnewsxd/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador.git,2023-10-14 18:35:12+00:00,,0,helcsnewsxd/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador,704999289,SystemVerilog,Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador,2678,0,2023-12-21 15:33:19+00:00,[],https://api.github.com/licenses/mit
408,https://github.com/tyedwards37/Frequency-Divider.git,2023-10-15 05:29:33+00:00,"The circuit divides the clock frequency by half then in fourths. Meanwhile, the code demonstrates this functionality.",0,tyedwards37/Frequency-Divider,705129341,SystemVerilog,Frequency-Divider,2431,0,2023-12-22 09:33:19+00:00,[],None
409,https://github.com/suriyasaiyan/verilog_dump.git,2023-10-09 23:44:30+00:00,"random verilog modules, just to improve my verification and design skills",0,suriyasaiyan/verilog_dump,702745306,SystemVerilog,verilog_dump,29,0,2024-03-02 15:06:52+00:00,[],None
410,https://github.com/MiIIIa-coder/FPGA-yadro.git,2023-11-05 10:23:51+00:00,,0,MiIIIa-coder/FPGA-yadro,714591101,SystemVerilog,FPGA-yadro,625,0,2023-11-10 23:35:02+00:00,[],None
411,https://github.com/0xFFFA/Project1.git,2023-10-03 10:13:34+00:00,This repository contains the practical tasks for the course of Digital Synthesys ,0,0xFFFA/Project1,699776242,SystemVerilog,Project1,30,0,2023-10-04 15:18:40+00:00,[],None
412,https://github.com/NguyenHaiMinh-UIT/Router.git,2023-10-27 12:29:16+00:00,Router 2x2 ,0,NguyenHaiMinh-UIT/Router,710780888,SystemVerilog,Router,56823,0,2023-10-27 12:33:57+00:00,[],None
413,https://github.com/ismartsid/Systolic_Arrays.git,2023-10-23 17:36:45+00:00,,0,ismartsid/Systolic_Arrays,708942200,SystemVerilog,Systolic_Arrays,57,0,2023-10-23 18:08:53+00:00,[],https://api.github.com/licenses/cern-ohl-w-2.0
414,https://github.com/gitkiller1024/uvm-1.2.git,2023-10-27 15:17:46+00:00,,0,gitkiller1024/uvm-1.2,710853754,SystemVerilog,uvm-1.2,1026,0,2023-10-27 15:23:28+00:00,[],None
415,https://github.com/Khaled-taher/AES_Project.git,2023-10-07 21:34:07+00:00,,0,Khaled-taher/AES_Project,701889227,SystemVerilog,AES_Project,657,0,2023-10-07 21:37:10+00:00,[],None
416,https://github.com/stphnVi/vsm_digital_design_lab_2023.git,2023-10-27 19:20:53+00:00,,0,stphnVi/vsm_digital_design_lab_2023,710940517,SystemVerilog,vsm_digital_design_lab_2023,1147,0,2023-11-11 05:17:33+00:00,[],None
417,https://github.com/apmaso/560_assignment2.git,2023-10-20 07:40:14+00:00,,0,apmaso/560_assignment2,707572201,SystemVerilog,560_assignment2,1374,0,2023-10-20 07:46:43+00:00,[],None
418,https://github.com/victorcj18/Traffic-Light.git,2023-10-23 20:52:26+00:00,,0,victorcj18/Traffic-Light,709012896,SystemVerilog,Traffic-Light,0,0,2023-10-23 20:52:46+00:00,[],None
419,https://github.com/suseokk/testbench.git,2023-11-03 06:44:17+00:00,,0,suseokk/testbench,713746449,SystemVerilog,testbench,87,0,2023-11-03 08:12:23+00:00,[],None
420,https://github.com/Randallv07/Verificacion.git,2023-10-30 18:46:18+00:00,Proyectos del curso de verificacion,0,Randallv07/Verificacion,712079433,SystemVerilog,Verificacion,2193,0,2023-10-30 18:54:10+00:00,[],None
421,https://github.com/Soleiman-Manteghi/SDF_HLS_Component.git,2023-10-15 08:51:02+00:00,,0,Soleiman-Manteghi/SDF_HLS_Component,705173091,SystemVerilog,SDF_HLS_Component,29652,0,2023-10-15 09:27:50+00:00,[],None
422,https://github.com/imedina04/portfolio.git,2023-10-17 00:09:09+00:00,El repositorio corresponde al portafolio de mi trabajo,0,imedina04/portfolio,705912053,SystemVerilog,portfolio,6684,0,2023-10-24 07:23:13+00:00,[],None
423,https://github.com/althaafsn/Shared-.git,2023-11-04 19:22:38+00:00,,0,althaafsn/Shared-,714394036,SystemVerilog,Shared-,38647,0,2023-11-04 19:25:38+00:00,[],None
424,https://github.com/Henrik07/Temalabor.git,2023-10-13 10:27:30+00:00,,0,Henrik07/Temalabor,704471967,SystemVerilog,Temalabor,117,0,2023-10-25 09:32:47+00:00,[],None
425,https://github.com/MaddieVorhies/ELC5396_FinalProject.git,2023-10-04 01:44:42+00:00,,0,MaddieVorhies/ELC5396_FinalProject,700123091,SystemVerilog,ELC5396_FinalProject,41,0,2023-12-07 00:30:43+00:00,[],None
426,https://github.com/fractal161/frito.git,2023-11-02 00:33:22+00:00,chips,0,fractal161/frito,713157056,SystemVerilog,frito,232,0,2023-11-08 06:41:03+00:00,[],None
427,https://github.com/Jierark/EncryptED.git,2023-10-18 16:51:51+00:00,MIT 6.2050 Final Project,0,Jierark/EncryptED,706808495,SystemVerilog,EncryptED,128,0,2023-11-14 20:38:57+00:00,[],https://api.github.com/licenses/mit
428,https://github.com/AshwinKTyagi/TinyChip.git,2023-11-05 23:46:14+00:00,141L project,0,AshwinKTyagi/TinyChip,714834836,SystemVerilog,TinyChip,43,0,2023-12-30 04:53:56+00:00,[],None
429,https://github.com/JJTomson123/dc_lab_team09.git,2023-10-03 05:29:00+00:00,,0,JJTomson123/dc_lab_team09,699672625,SystemVerilog,dc_lab_team09,37508,0,2024-01-02 15:25:08+00:00,[],None
430,https://github.com/Abdul-muheet-ghani/VGA-controller.git,2023-10-08 08:02:48+00:00,,0,Abdul-muheet-ghani/VGA-controller,702004041,SystemVerilog,VGA-controller,12,0,2023-10-08 08:06:57+00:00,[],None
431,https://github.com/JunzeLi1/simon-says-game.git,2023-10-05 23:35:47+00:00,,0,JunzeLi1/simon-says-game,701103937,SystemVerilog,simon-says-game,73,0,2024-03-08 06:27:04+00:00,[],None
432,https://github.com/madhujithu/system_verilog.git,2023-10-12 15:09:27+00:00,,0,madhujithu/system_verilog,704115941,SystemVerilog,system_verilog,3,0,2023-10-12 15:12:38+00:00,[],None
433,https://github.com/Amruthab12/demo1.git,2023-10-11 18:45:55+00:00,,0,Amruthab12/demo1,703707150,SystemVerilog,demo1,1,0,2023-10-11 18:47:07+00:00,[],None
434,https://github.com/SoHam-56/CPUriscV.git,2023-10-19 14:23:15+00:00,,0,SoHam-56/CPUriscV,707254850,SystemVerilog,CPUriscV,3,0,2023-10-19 14:28:04+00:00,[],None
435,https://github.com/MinotiKarkhanis/Digital-Design-and-Verif-using-System-Verilog.git,2023-10-25 01:01:55+00:00,"Constraints,Coverage and Assertions",0,MinotiKarkhanis/Digital-Design-and-Verif-using-System-Verilog,709577872,SystemVerilog,Digital-Design-and-Verif-using-System-Verilog,21,0,2023-10-25 23:16:44+00:00,[],None
436,https://github.com/janinduleelananda/Pulpissimo-Processor-Design.git,2023-10-04 14:51:26+00:00,This repository contains proposed design changes to pulpissimo processor design and it's implementation on Verilog.,0,janinduleelananda/Pulpissimo-Processor-Design,700413652,SystemVerilog,Pulpissimo-Processor-Design,123,0,2023-10-04 15:05:09+00:00,[],None
437,https://github.com/Xinyan2020/ELEC402.git,2023-10-05 00:17:21+00:00,,0,Xinyan2020/ELEC402,700616841,SystemVerilog,ELEC402,1,0,2023-10-05 00:19:34+00:00,[],None
438,https://github.com/manjeet-singh-048/Switch_design_verification_using_System-Verilog.git,2023-10-10 05:40:30+00:00,"Verification of a Switch Design using System VerilogHere I am creating various components and finally a testcase to verify a SWITCH Design from scratch. This exercise is helpful in learning all the SV concepts needed for making a testbench . Later on, I will add the implementation of the same using UVM",0,manjeet-singh-048/Switch_design_verification_using_System-Verilog,702836078,SystemVerilog,Switch_design_verification_using_System-Verilog,13,0,2023-10-10 05:43:24+00:00,[],None
439,https://github.com/cascade-artifacts-designs/cascade-kronos-k1.git,2023-10-10 13:08:29+00:00,,0,cascade-artifacts-designs/cascade-kronos-k1,703027314,SystemVerilog,cascade-kronos-k1,282,0,2023-10-10 13:19:01+00:00,[],https://api.github.com/licenses/apache-2.0
440,https://github.com/bienkuba/VDIC.git,2023-10-17 16:43:52+00:00,,0,bienkuba/VDIC,706287529,SystemVerilog,VDIC,4896,0,2023-10-23 10:35:04+00:00,[],None
441,https://github.com/swapnilanand123/UART-Protocol.git,2023-10-27 04:34:03+00:00,,0,swapnilanand123/UART-Protocol,710617304,SystemVerilog,UART-Protocol,12,0,2023-10-27 05:19:32+00:00,[],None
442,https://github.com/EduardoFriesen/ProyectoArqui.git,2023-11-02 21:03:19+00:00,,0,EduardoFriesen/ProyectoArqui,713596302,SystemVerilog,ProyectoArqui,11291,0,2023-11-02 21:07:32+00:00,[],None
443,https://github.com/Bm1997-dev/github_demo.git,2023-10-26 09:37:45+00:00,A simple Demo Repository for Training Purpose,0,Bm1997-dev/github_demo,710233852,SystemVerilog,github_demo,2,0,2023-10-26 10:03:29+00:00,[],None
444,https://github.com/nguyendaithien/PULPISSIMO_EDABK.git,2023-11-01 03:01:43+00:00,,0,nguyendaithien/PULPISSIMO_EDABK,712710075,SystemVerilog,PULPISSIMO_EDABK,3065,0,2023-11-01 04:11:50+00:00,[],None
445,https://github.com/HarveyBridge/uvm_sv_learning.git,2023-11-04 15:16:34+00:00,This is my repository for learning UVM and SV.,0,HarveyBridge/uvm_sv_learning,714323373,SystemVerilog,uvm_sv_learning,1,0,2023-11-04 19:25:46+00:00,[],None
446,https://github.com/audreygao/Barrel-Shifter.git,2023-11-06 15:19:48+00:00,,0,audreygao/Barrel-Shifter,715150277,SystemVerilog,Barrel-Shifter,7,0,2023-11-06 15:25:19+00:00,[],None
447,https://github.com/ramonwirsch/flopoco-operators.git,2023-11-06 12:59:30+00:00,,0,ramonwirsch/flopoco-operators,715085239,SystemVerilog,flopoco-operators,9,0,2023-11-06 12:59:57+00:00,[],None
448,https://github.com/asinghani/tinyscanchain-tt05.git,2023-11-04 05:43:32+00:00,Test project for tinyscanchain on TT05,0,asinghani/tinyscanchain-tt05,714172715,SystemVerilog,tinyscanchain-tt05,14,0,2023-11-06 02:56:00+00:00,[],https://api.github.com/licenses/apache-2.0
449,https://github.com/subhamball/CORDIC-With-16-Stage-Pipeline.git,2023-10-17 20:24:34+00:00,Designed the architecture of CORDIC with a straightforward implementation that uses a pipeline of 16 stages and fixed-point arithmetic and implemented the digital circuit in Verilog. And developed a test bench to verify the functionality through waveform,0,subhamball/CORDIC-With-16-Stage-Pipeline,706373783,SystemVerilog,CORDIC-With-16-Stage-Pipeline,471,0,2023-11-22 06:31:45+00:00,[],None
450,https://github.com/adharsh10/Elevator_FSM.git,2023-10-19 09:43:59+00:00,Verilog design code and testbench for an elevator design controlled thorugh FSM mechanism. Reports of the coverage adn waveforms are also provided along with the code. ,0,adharsh10/Elevator_FSM,707135352,SystemVerilog,Elevator_FSM,22,0,2023-11-23 13:25:48+00:00,[],None
451,https://github.com/ahmadrmirzaei/Courses.git,2023-10-04 13:30:26+00:00,Courses that I lectured in University of Tehran.,0,ahmadrmirzaei/Courses,700374152,SystemVerilog,Courses,841,0,2023-11-25 09:34:32+00:00,[],None
452,https://github.com/nguyendaithien/ASIC_DOCUMENT.git,2023-10-29 15:20:15+00:00,,0,nguyendaithien/ASIC_DOCUMENT,711538455,SystemVerilog,ASIC_DOCUMENT,65320,0,2023-11-07 10:05:07+00:00,[],None
453,https://github.com/nfrieden25/fpgifa.git,2023-11-06 22:30:02+00:00,,0,nfrieden25/fpgifa,715315229,SystemVerilog,fpgifa,444,0,2023-12-08 04:30:44+00:00,[],None
454,https://github.com/etherblade-net/VIDEO_downscaler_2x2.git,2023-10-28 23:25:10+00:00,VIDEO downscaler 2x2 core (AXI-stream),0,etherblade-net/VIDEO_downscaler_2x2,711333615,SystemVerilog,VIDEO_downscaler_2x2,102,0,2023-10-29 01:04:47+00:00,[],https://api.github.com/licenses/mit
455,https://github.com/andersontruong/riscv-verilog.git,2023-11-02 21:12:55+00:00,RISC-V super-scalar out-of-order pipelined,0,andersontruong/riscv-verilog,713598995,SystemVerilog,riscv-verilog,65,0,2023-12-17 21:57:42+00:00,[],https://api.github.com/licenses/mit
456,https://github.com/brieonbread/anglerfish.git,2023-11-03 14:55:34+00:00,Mission: To advance the sport through technology ,0,brieonbread/anglerfish,713937123,SystemVerilog,anglerfish,5770,0,2023-12-01 03:35:52+00:00,[],None
457,https://github.com/sx4n18/bin_ratio_ensemble_SNN_updated.git,2023-11-03 12:15:11+00:00,This is the updated version of the bin ratio ensemble spiking neural network with modified analogue input layer so that the throughput could be increased and save power.,0,sx4n18/bin_ratio_ensemble_SNN_updated,713871580,SystemVerilog,bin_ratio_ensemble_SNN_updated,922,0,2023-11-09 17:18:48+00:00,[],None
458,https://github.com/Chaoyang2007/afifo_uvm.git,2023-11-03 13:05:57+00:00,uvm study,0,Chaoyang2007/afifo_uvm,713890363,SystemVerilog,afifo_uvm,16,0,2024-04-02 08:03:36+00:00,[],None
459,https://github.com/Zozozaza/FFVDD--project.git,2023-10-19 08:55:32+00:00,,0,Zozozaza/FFVDD--project,707116065,SystemVerilog,FFVDD--project,13250,0,2023-11-20 17:28:15+00:00,[],None
460,https://github.com/MatanShemesh10/Cryptographic-Accelerator---SHA-256-Encryption.git,2023-10-13 17:39:46+00:00,,0,MatanShemesh10/Cryptographic-Accelerator---SHA-256-Encryption,704636558,SystemVerilog,Cryptographic-Accelerator---SHA-256-Encryption,13,0,2023-10-13 17:42:56+00:00,[],None
461,https://github.com/MichaelRyan23/10-bit-Processor.git,2023-11-01 19:31:22+00:00,,0,MichaelRyan23/10-bit-Processor,713073150,SystemVerilog,10-bit-Processor,51,0,2023-11-30 01:53:37+00:00,[],None
462,https://github.com/Josechaves19/Quiz-UVM.git,2023-10-19 16:44:22+00:00,,0,Josechaves19/Quiz-UVM,707318531,SystemVerilog,Quiz-UVM,4,0,2023-10-19 16:56:57+00:00,[],None
463,https://github.com/victorcj18/FIR-Filter.git,2023-10-23 20:49:38+00:00,,0,victorcj18/FIR-Filter,709012018,SystemVerilog,FIR-Filter,1,0,2023-10-23 20:51:05+00:00,[],None
464,https://github.com/projectDV/AHB_TB.git,2023-10-25 05:26:47+00:00,This contains all necessary TB files for AHB,0,projectDV/AHB_TB,709642096,SystemVerilog,AHB_TB,14,0,2023-10-25 06:19:05+00:00,[],None
465,https://github.com/luigirinaldi/FlipPong.git,2023-10-25 17:12:43+00:00,,0,luigirinaldi/FlipPong,709928861,SystemVerilog,FlipPong,19696,0,2023-10-31 20:33:42+00:00,[],None
466,https://github.com/RonaldoBaker/CPU-Microarchitecture-Simulation.git,2023-10-03 11:59:50+00:00,,0,RonaldoBaker/CPU-Microarchitecture-Simulation,699816764,SystemVerilog,CPU-Microarchitecture-Simulation,275,0,2023-10-03 12:09:12+00:00,[],None
467,https://github.com/ViktorGlogovac/CPUverilog.git,2023-11-01 02:23:28+00:00,,0,ViktorGlogovac/CPUverilog,712701310,SystemVerilog,CPUverilog,575,0,2023-11-01 02:26:12+00:00,[],None
468,https://github.com/gunavant-s/SV-InterProcess-Communication.git,2023-10-09 02:55:53+00:00,Tool used is EDA Playground :: Aldec Riviera Pro 2022.04,0,gunavant-s/SV-InterProcess-Communication,702290654,SystemVerilog,SV-InterProcess-Communication,584,0,2024-01-25 09:06:47+00:00,"['ipc', 'systemverilog', 'mailbox']",None
469,https://github.com/tayyabshaikh/Single-Cycle-Processor.git,2023-11-07 14:13:43+00:00,,0,tayyabshaikh/Single-Cycle-Processor,715625759,SystemVerilog,Single-Cycle-Processor,10805,0,2024-02-28 19:11:57+00:00,[],None
470,https://github.com/zzyyds/Data_Flow_Transition_SCNN_Accelerator.git,2023-10-19 14:01:39+00:00,,0,zzyyds/Data_Flow_Transition_SCNN_Accelerator,707244190,SystemVerilog,Data_Flow_Transition_SCNN_Accelerator,138,0,2023-11-29 16:39:30+00:00,[],None
471,https://github.com/gaph-pucrs/DMNI.git,2023-10-28 20:33:34+00:00,A specialized network interface for NoC-based many-cores,0,gaph-pucrs/DMNI,711304010,SystemVerilog,DMNI,41,0,2023-10-30 19:41:39+00:00,[],None
472,https://github.com/pedrohfmacedo/hardware_project.git,2023-10-07 19:32:38+00:00,,0,pedrohfmacedo/hardware_project,701863886,SystemVerilog,hardware_project,3165,0,2023-10-07 19:40:27+00:00,[],None
473,https://github.com/sneavem/lrpt_decoder.git,2023-10-29 21:24:06+00:00,,0,sneavem/lrpt_decoder,711636979,SystemVerilog,lrpt_decoder,135,0,2024-04-11 17:10:58+00:00,[],None
474,https://github.com/dineshannayya/openframe_riscduino_dcore.git,2023-10-14 17:16:56+00:00,,0,dineshannayya/openframe_riscduino_dcore,704977232,SystemVerilog,openframe_riscduino_dcore,478668,0,2023-11-02 03:06:28+00:00,[],https://api.github.com/licenses/apache-2.0
475,https://github.com/chmunozpardo/ALMA-NEW-MUX.git,2023-10-08 15:58:21+00:00,,0,chmunozpardo/ALMA-NEW-MUX,702138976,SystemVerilog,ALMA-NEW-MUX,61,0,2023-10-08 16:02:18+00:00,[],None
476,https://github.com/dhanvi6/ffvdd.git,2023-10-26 04:58:11+00:00,,0,dhanvi6/ffvdd,710133986,SystemVerilog,ffvdd,16,0,2023-11-24 13:44:10+00:00,[],None
477,https://github.com/mdkane14/code.git,2023-10-03 03:48:13+00:00,,0,mdkane14/code,699646834,SystemVerilog,code,48,0,2023-10-03 03:49:57+00:00,[],None
478,https://github.com/2023-Fall-ECE4278/lab5.git,2023-10-04 02:48:01+00:00,Coverage,0,2023-Fall-ECE4278/lab5,700139282,SystemVerilog,lab5,12,0,2023-10-05 06:33:06+00:00,[],None
479,https://github.com/RehanEjaz/Vector-Register-FIle.git,2023-10-15 10:23:48+00:00,,0,RehanEjaz/Vector-Register-FIle,705196029,SystemVerilog,Vector-Register-FIle,197,0,2023-11-27 12:43:11+00:00,[],None
480,https://github.com/AwaisDar1/RISC_V_Single_Cycle_Processor.git,2023-10-26 17:57:04+00:00,,0,AwaisDar1/RISC_V_Single_Cycle_Processor,710447589,SystemVerilog,RISC_V_Single_Cycle_Processor,312,0,2023-10-26 17:58:52+00:00,[],None
481,https://github.com/samuelhussey96/Soc_fall2023_project.git,2023-10-03 15:34:18+00:00,,0,samuelhussey96/Soc_fall2023_project,699916613,SystemVerilog,Soc_fall2023_project,146,0,2023-12-08 23:50:40+00:00,[],None
482,https://github.com/frahergeorge/FSM_Vending.git,2023-10-05 18:49:08+00:00,A FSM that takes in one of 4 values and changes states based off the input and the previous states,0,frahergeorge/FSM_Vending,701022474,SystemVerilog,FSM_Vending,21,0,2023-10-05 20:27:05+00:00,[],None
483,https://github.com/sandeepa0105/Single_Cycle_RISC-V_Processor.git,2023-10-13 06:16:09+00:00,,0,sandeepa0105/Single_Cycle_RISC-V_Processor,704378486,SystemVerilog,Single_Cycle_RISC-V_Processor,876,0,2023-10-13 06:21:29+00:00,[],None
484,https://github.com/SuperTails/tt-tetris.git,2023-10-23 23:05:36+00:00,Tetris implemented entirely in hardware,0,SuperTails/tt-tetris,709051423,SystemVerilog,tt-tetris,57,0,2023-10-23 23:22:48+00:00,[],https://api.github.com/licenses/apache-2.0
485,https://github.com/jreydman/tpks-labs.git,2023-10-25 15:03:35+00:00,Технологии проектирования компьютерных систем,0,jreydman/tpks-labs,709872222,SystemVerilog,tpks-labs,443,0,2023-10-25 15:31:01+00:00,[],None
486,https://github.com/kupradzeg/picoMIPS.git,2023-11-01 13:01:36+00:00,,0,kupradzeg/picoMIPS,712907721,SystemVerilog,picoMIPS,489,0,2023-11-01 13:08:51+00:00,[],None
487,https://github.com/nikita69312/SystemVerilog.git,2023-10-17 10:54:05+00:00,,0,nikita69312/SystemVerilog,706123852,SystemVerilog,SystemVerilog,11354,0,2023-10-22 21:58:08+00:00,[],None
488,https://github.com/YMCK0528/IC-Design-Contest.git,2023-10-17 13:36:07+00:00,2020,0,YMCK0528/IC-Design-Contest,706194748,SystemVerilog,IC-Design-Contest,7,0,2023-10-17 13:37:33+00:00,[],None
489,https://github.com/Owlina/intern_task_syntacore.git,2023-10-17 17:06:11+00:00,Тестовое задание на стажировку.,1,Owlina/intern_task_syntacore,706297002,SystemVerilog,intern_task_syntacore,164,0,2023-10-17 17:06:20+00:00,[],None
490,https://github.com/KnowAashish/SystemVerilog-Design_Verification_of_DFF.git,2023-10-11 19:26:23+00:00,This repository contains detailed RTL design and TB verification of a D Flip-Flop.,0,KnowAashish/SystemVerilog-Design_Verification_of_DFF,703721953,SystemVerilog,SystemVerilog-Design_Verification_of_DFF,24,0,2023-10-11 20:39:25+00:00,[],None
491,https://github.com/prospersu/elec.git,2023-10-09 14:23:01+00:00,,0,prospersu/elec,702548542,SystemVerilog,elec,2275,0,2023-10-09 14:35:51+00:00,[],None
492,https://github.com/gaph-pucrs/RingBuffer.git,2023-10-09 17:07:05+00:00,,0,gaph-pucrs/RingBuffer,702624388,SystemVerilog,RingBuffer,1,0,2023-10-09 17:07:59+00:00,[],None
493,https://github.com/mahendraVamshi/Gojo.git,2023-10-05 17:32:10+00:00,Single cycle RISC-V processor supporting IMF extension,0,mahendraVamshi/Gojo,700992851,SystemVerilog,Gojo,15,0,2023-11-08 13:51:38+00:00,[],None
494,https://github.com/ozanyrtsever/JenkinsRTLExample.git,2023-11-05 09:52:31+00:00,,0,ozanyrtsever/JenkinsRTLExample,714583846,SystemVerilog,JenkinsRTLExample,0,0,2023-11-05 13:12:07+00:00,[],None
495,https://github.com/Drakonof/ip_repo.git,2023-10-27 08:01:33+00:00,,0,Drakonof/ip_repo,710681626,SystemVerilog,ip_repo,115,0,2023-11-20 12:04:34+00:00,[],None
496,https://github.com/RaviduHM99/RoXXon-SIMD-Processor.git,2023-10-18 14:24:20+00:00,,0,RaviduHM99/RoXXon-SIMD-Processor,706739838,SystemVerilog,RoXXon-SIMD-Processor,143,0,2023-12-29 05:07:37+00:00,[],None
497,https://github.com/tms4517/2D-Systolic-Array-Multiplier.git,2023-10-28 09:54:39+00:00,2D Systolic Array Multiplier,0,tms4517/2D-Systolic-Array-Multiplier,711128833,SystemVerilog,2D-Systolic-Array-Multiplier,251,0,2023-11-28 09:20:12+00:00,"['array', 'matrix-multiplication', 'systolic', 'tpu']",https://api.github.com/licenses/mit
498,https://github.com/Mujtabadar537/UVM-verification.git,2023-10-16 12:08:49+00:00,,0,Mujtabadar537/UVM-verification,705638404,SystemVerilog,UVM-verification,752,0,2023-10-16 12:20:02+00:00,[],None
499,https://github.com/AaranP/ARC-4-Decryption.git,2023-10-12 20:12:36+00:00,,0,AaranP/ARC-4-Decryption,704228569,SystemVerilog,ARC-4-Decryption,1244,0,2024-02-19 22:43:07+00:00,[],None
500,https://github.com/vasanza/SystemVerilog.git,2023-10-19 21:30:38+00:00,,0,vasanza/SystemVerilog,707420401,SystemVerilog,SystemVerilog,1107,0,2023-10-24 02:41:39+00:00,[],None
501,https://github.com/xyuanx0223/Hardware_Design.git,2023-11-06 14:24:03+00:00,,0,xyuanx0223/Hardware_Design,715123979,SystemVerilog,Hardware_Design,241,0,2024-04-12 04:52:00+00:00,[],None
