
---------- Begin Simulation Statistics ----------
final_tick                                82692404500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125732                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702392                       # Number of bytes of host memory used
host_op_rate                                   125979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   795.34                       # Real time elapsed on the host
host_tick_rate                              103970712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082692                       # Number of seconds simulated
sim_ticks                                 82692404500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694692                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095393                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101810                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727665                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477739                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.653848                       # CPI: cycles per instruction
system.cpu.discardedOps                        190641                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610060                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402282                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001395                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32717241                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604650                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165384809                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132667568                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        292780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423216                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            437                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68463                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45000                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127644                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51673                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       472097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15857920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15857920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179317                       # Request fanout histogram
system.membus.respLayer1.occupancy          964370500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           603175500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       724082                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286343                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425252                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     87501696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               87568832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          113900                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4381632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           826243                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026002                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 825684     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    559      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             826243                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1367529000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067394496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   81                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               532941                       # number of demand (read+write) hits
system.l2.demand_hits::total                   533022                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  81                       # number of overall hits
system.l2.overall_hits::.cpu.data              532941                       # number of overall hits
system.l2.overall_hits::total                  533022                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178655                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179321                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            178655                       # number of overall misses
system.l2.overall_misses::total                179321                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51932500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14834474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14886406500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51932500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14834474000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14886406500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711596                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712343                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711596                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712343                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.891566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.251062                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.251734                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.891566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.251062                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.251734                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77976.726727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83034.194397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83015.410911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77976.726727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83034.194397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83015.410911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68463                       # number of writebacks
system.l2.writebacks::total                     68463                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179317                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179317                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45272500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13047720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13092992500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45272500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13047720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13092992500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.251057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251728                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.251057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251728                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67976.726727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73034.687743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73015.902006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67976.726727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73034.687743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73015.902006                       # average overall mshr miss latency
system.l2.replacements                         113900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       655619                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           655619                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       655619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       655619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            158700                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                158700                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10837420500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10837420500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.445772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84903.485475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84903.485475                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9560980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9560980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.445772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74903.485475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74903.485475                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             81                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 81                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.891566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77976.726727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77976.726727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45272500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45272500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67976.726727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67976.726727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        374241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            374241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3997053500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3997053500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78356.697575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78356.697575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3486739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3486739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.119945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68358.058698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68358.058698                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63197.958186                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423092                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179436                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.930917                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.318847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       121.062441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63016.576898                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964324                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        60238                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11564204                       # Number of tag accesses
system.l2.tags.data_accesses                 11564204                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11433664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11476288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4381632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4381632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68463                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68463                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            515452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         138267403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             138782855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       515452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           515452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       52987116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52987116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       52987116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           515452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        138267403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            191769971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    178646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003018348500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4120                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4120                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              440799                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      179317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68463                       # Number of write requests accepted
system.mem_ctrls.readBursts                    179317                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68463                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4266                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2331220000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  896560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5693320000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13000.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31750.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50853                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179317                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68463                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        66842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.216122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.866468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.212453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39748     59.47%     59.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8491     12.70%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1610      2.41%     74.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1208      1.81%     76.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9132     13.66%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          769      1.15%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          365      0.55%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          401      0.60%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5118      7.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        66842                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.495874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.831846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.611196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3862     93.74%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          257      6.24%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4120                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.611165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.584758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2893     70.22%     70.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.24%     70.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1162     28.20%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               39      0.95%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.32%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4120                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11475968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4380032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11476288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4381632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       138.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    138.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82508041000                       # Total gap between requests
system.mem_ctrls.avgGap                     332989.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11433344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4380032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 515452.419816864829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 138263533.018924385309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 52967766.827967859805                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68463                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17984750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5675335250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1790188974500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27004.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31767.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26148269.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            237390720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            126176160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           638930040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          176629140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6527476800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19193461230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15590968800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42491032890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.844447                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  40332957500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2761200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39598247000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            239861160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            127489230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           641357640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180617220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6527476800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19612347960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15238222080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42567372090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.767618                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39412754000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2761200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40518450500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82692404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662706                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662706                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662706                       # number of overall hits
system.cpu.icache.overall_hits::total         9662706                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54670500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54670500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54670500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54670500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663453                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663453                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663453                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663453                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73186.746988                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73186.746988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73186.746988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73186.746988                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53923500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53923500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72186.746988                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72186.746988                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72186.746988                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72186.746988                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662706                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662706                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54670500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54670500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73186.746988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73186.746988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53923500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53923500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72186.746988                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72186.746988                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.485254                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.349398                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.485254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.704073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.704073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327653                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327653                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51313173                       # number of overall hits
system.cpu.dcache.overall_hits::total        51313173                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770643                       # number of overall misses
system.cpu.dcache.overall_misses::total        770643                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23157189500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23157189500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23157189500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23157189500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52075399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52075399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52083816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52083816                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014647                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014647                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30360.846929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30360.846929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30049.179062                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30049.179062                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       180653                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2365                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.386047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       655619                       # number of writebacks
system.cpu.dcache.writebacks::total            655619                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59042                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59042                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711596                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711596                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20859536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20859536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21502423999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21502423999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29643.076497                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29643.076497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30217.179409                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30217.179409                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40707237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40707237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8386336000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8386336000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41125298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41125298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20060.077357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20060.077357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          715                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7924873500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7924873500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18988.737163                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18988.737163                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14770853500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14770853500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42854.935576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42854.935576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286344                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286344                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12934663000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12934663000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45171.761937                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45171.761937                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939884                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939884                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    642887499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    642887499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939290                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939290                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81316.405135                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81316.405135                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.085837                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711595                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.110188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.085837                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104879379                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104879379                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82692404500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
