{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458688831919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458688831920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 19:20:31 2016 " "Processing started: Tue Mar 22 19:20:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458688831920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458688831920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g47_lab4 -c g47_lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g47_lab4 -c g47_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458688831920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1458688833304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dsd_lab/dsd_47/src/g47_lab1/g47_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dsd_lab/dsd_47/src/g47_lab1/g47_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-inside " "Found design unit 1: decoder-inside" {  } { { "../g47_lab1/g47_5_26_Decoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab1/g47_5_26_Decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834247 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../g47_lab1/g47_5_26_Decoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab1/g47_5_26_Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688834247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dsd_lab/dsd_47/src/g47_lab1/g47_5_26_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/dsd_lab/dsd_47/src/g47_lab1/g47_5_26_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g47_5_26_Decoder " "Found entity 1: g47_5_26_Decoder" {  } { { "../g47_lab1/g47_5_26_Decoder.bdf" "" { Schematic "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab1/g47_5_26_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688834305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dsd_lab/dsd_47/src/g47_lab2/g47_26_bit_barrel_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dsd_lab/dsd_47/src/g47_lab2/g47_26_bit_barrel_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_bit_Barrel_Shift-BShift " "Found design unit 1: g47_26_bit_Barrel_Shift-BShift" {  } { { "../g47_lab2/g47_26_bit_Barrel_Shift.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab2/g47_26_bit_Barrel_Shift.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834329 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_bit_Barrel_Shift " "Found entity 1: g47_26_bit_Barrel_Shift" {  } { { "../g47_lab2/g47_26_bit_Barrel_Shift.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab2/g47_26_bit_Barrel_Shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688834329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dsd_lab/dsd_47/src/g47_lab2/g47_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dsd_lab/dsd_47/src/g47_lab2/g47_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_5_Encoder-arch " "Found design unit 1: g47_26_5_Encoder-arch" {  } { { "../g47_lab2/g47_26_5_Encoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab2/g47_26_5_Encoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834349 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_5_Encoder " "Found entity 1: g47_26_5_Encoder" {  } { { "../g47_lab2/g47_26_5_Encoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab2/g47_26_5_Encoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688834349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dsd_lab/dsd_47/src/g47_lab2/g47_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dsd_lab/dsd_47/src/g47_lab2/g47_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_7_segment_Decoder-decoder " "Found design unit 1: g47_7_segment_Decoder-decoder" {  } { { "../g47_lab2/g47_7_segment_Decoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab2/g47_7_segment_Decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834374 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_7_segment_Decoder " "Found entity 1: g47_7_segment_Decoder" {  } { { "../g47_lab2/g47_7_segment_Decoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab2/g47_7_segment_Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688834374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dsd_lab/dsd_47/src/g47_lab3/g47_counter_0_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dsd_lab/dsd_47/src/g47_lab3/g47_counter_0_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_counter_0_25-counter " "Found design unit 1: g47_counter_0_25-counter" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834416 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_counter_0_25 " "Found entity 1: g47_counter_0_25" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688834416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688834416 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "g47_0_25_Counter.vhd " "Can't analyze file -- file g47_0_25_Counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1458688834434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g47_counter_0_25 " "Elaborating entity \"g47_counter_0_25\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458688836354 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start g47_counter_0_25.vhd(22) " "VHDL Process Statement warning at g47_counter_0_25.vhd(22): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458688836360 "|g47_counter_0_25"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start g47_counter_0_25.vhd(17) " "VHDL Process Statement warning at g47_counter_0_25.vhd(17): inferring latch(es) for signal or variable \"start\", which holds its previous value in one or more paths through the process" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458688836361 "|g47_counter_0_25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[0\] g47_counter_0_25.vhd(17) " "Inferred latch for \"start\[0\]\" at g47_counter_0_25.vhd(17)" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458688836361 "|g47_counter_0_25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[1\] g47_counter_0_25.vhd(17) " "Inferred latch for \"start\[1\]\" at g47_counter_0_25.vhd(17)" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458688836361 "|g47_counter_0_25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[2\] g47_counter_0_25.vhd(17) " "Inferred latch for \"start\[2\]\" at g47_counter_0_25.vhd(17)" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458688836361 "|g47_counter_0_25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[3\] g47_counter_0_25.vhd(17) " "Inferred latch for \"start\[3\]\" at g47_counter_0_25.vhd(17)" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458688836361 "|g47_counter_0_25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[4\] g47_counter_0_25.vhd(17) " "Inferred latch for \"start\[4\]\" at g47_counter_0_25.vhd(17)" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458688836361 "|g47_counter_0_25"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sm14 " "Found entity 1: altsyncram_sm14" {  } { { "db/altsyncram_sm14.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/altsyncram_sm14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688837774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688837774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688838097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688838097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688838287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688838287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cai " "Found entity 1: cntr_cai" {  } { { "db/cntr_cai.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/cntr_cai.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688838535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688838535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688838679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688838679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688838875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688838875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688839088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688839088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688839240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688839240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688839471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688839471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab4/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458688839627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458688839627 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458688839803 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1458688842566 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1458688842569 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1458688842782 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1458688843134 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1458688843134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458688843271 "|g47_counter_0_25|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458688843271 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 12 15 0 0 3 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 12 of its 15 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 3 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1458688845016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458688845050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458688845050 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../g47_lab3/g47_counter_0_25.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_lab3/g47_counter_0_25.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458688845422 "|g47_counter_0_25|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1458688845422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "565 " "Implemented 565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458688845427 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458688845427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "545 " "Implemented 545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458688845427 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1458688845427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458688845427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458688845559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 19:20:45 2016 " "Processing ended: Tue Mar 22 19:20:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458688845559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458688845559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458688845559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458688845559 ""}
