<msgs>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.42 seconds; current allocated memory: 372.043 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.741 seconds; current allocated memory: 374.668 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.709 seconds; current allocated memory: 376.426 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 376.426 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 380.867 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 382.469 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 403.594 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 407.352 MB."/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" msg_body="Cannot meet target clock period from 'add' operation 18 bit ('add_ln30_2', ../hsl/src/horn_schunck_hsl.cpp:30) to 'sdiv' operation 28 bit ('sdiv_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) (combination delay: 8.71469 ns) to honor II or Latency constraint in region 'VITIS_LOOP_13_3'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:32" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" msg_body="Cannot meet target clock period from 'add' operation 28 bit of DSP[94] ('add_ln32', ../hsl/src/horn_schunck_hsl.cpp:32) to 'sdiv' operation 28 bit ('sdiv_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) (combination delay: 9.9812 ns) to honor II or Latency constraint in region 'VITIS_LOOP_13_3'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 47, Depth = 53, loop 'VITIS_LOOP_13_3'"/>
<msg msg_severity="WARNING" msg_id="HLS 200-871" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" msg_body="Estimated clock period (15.908 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-1016" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="14" src_loc0="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" src_loc1="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" src_loc2="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:18" src_loc3="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" src_loc4="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:18" src_loc5="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:29" src_loc6="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:18" src_loc7="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:29" src_loc8="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:29" src_loc9="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:32" src_loc10="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:32" src_loc11="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:32" src_loc12="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" src_loc13="C:/Users/Diaxxa/Desktop/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" msg_body="The critical path in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' consists of the following:
	'sdiv' operation 28 bit ('sdiv_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) [106]  (1.565 ns)
	'sub' operation 28 bit ('sub_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) [109]  (1.419 ns)
	'store' operation ('u0_write_ln18', ../hsl/src/horn_schunck_hsl.cpp:18) of variable 'trunc_ln', ../hsl/src/horn_schunck_hsl.cpp:37 16 bit on local variable 'u0', ../hsl/src/horn_schunck_hsl.cpp:18 [120]  (0.478 ns)
	'load' operation 16 bit ('u0_load', ../hsl/src/horn_schunck_hsl.cpp:29) on local variable 'u0', ../hsl/src/horn_schunck_hsl.cpp:18 [34]  (0.000 ns)
	'add' operation 17 bit ('add_ln29', ../hsl/src/horn_schunck_hsl.cpp:29) [66]  (1.260 ns)
	'add' operation 18 bit ('add_ln29_2', ../hsl/src/horn_schunck_hsl.cpp:29) [71]  (0.878 ns)
	'mul' operation 28 bit of DSP[94] ('mul_ln32', ../hsl/src/horn_schunck_hsl.cpp:32) [90]  (0.821 ns)
	'add' operation 28 bit of DSP[94] ('add_ln32', ../hsl/src/horn_schunck_hsl.cpp:32) [94]  (2.471 ns)
	'add' operation 28 bit of DSP[95] ('add_ln32_1', ../hsl/src/horn_schunck_hsl.cpp:32) [95]  (2.471 ns)
	'mul' operation 32 bit ('mul_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) [103]  (2.980 ns)
	'sdiv' operation 28 bit ('sdiv_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) [106]  (1.565 ns)" msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.803 seconds; current allocated memory: 411.535 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 412.551 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 412.668 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 412.727 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 415.594 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 418.953 MB."/>
</msgs>
