// Seed: 2887216509
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_6[1] = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign #(id_1) id_8[1] = id_1;
  assign id_2 = id_5;
  module_0(
      id_2, id_6, id_5
  );
endmodule
