
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
<<<<<<< HEAD
Mapped on: Wed Sep 24 17:21:56 2025
=======
Mapped on: Wed Nov  5 12:22:19 2025
>>>>>>> dbeb4a048e918ce986d5e0e33f6ca7665b4bcc82

Design Information
------------------

Command line:   map -pdc C:/Users/sojayaweera/E155/lab3_sj/pins.pdc -i
     lab3_sj_impl_1_syn.udb -o lab3_sj_impl_1_map.udb -mp lab3_sj_impl_1.mrp
     -hierrpt -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

Design Summary
--------------

   Number of slice registers: 131 out of  5280 (2%)
   Number of I/O registers:      4 out of   117 (3%)
   Number of LUT4s:           354 out of  5280 (7%)
      Number of logic LUT4s:             182
      Number of inserted feedthru LUT4s:  74
      Number of ripple logic:             49 (98 LUT4s)
   Number of IO sites used:   19 out of 39 (49%)
      Number of IO sites used for general PIO: 19
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 19 out of 36 (53%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 19 out of 39 (49%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  3
      Net int_osc: 99 loads, 99 rising, 0 falling (Driver: Pin
     clocker.hf_osc.osc_inst/CLKHF)
      Net counter[0]: 4 loads, 4 rising, 0 falling (Driver: Pin
     clocker.counter_92__i0/Q)
      Net counter[13]: 17 loads, 17 rising, 0 falling (Driver: Pin
     clocker.counter_92__i13/Q)
   Number of Clock Enables:  3
      Net VCC_net: 1 loads, 0 SLICEs
      Net n540: 40 loads, 40 SLICEs
      Net n538: 32 loads, 32 SLICEs
   Number of LSRs:  6
      Net n532: 29 loads, 29 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net sel_c_18: 1 loads, 1 SLICEs
      Net sel_c_18_N_143: 1 loads, 1 SLICEs
      Net n1094: 1 loads, 1 SLICEs
      Net n1819: 1 loads, 1 SLICEs
      Net n1126: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net n540: 41 loads
      Net n538: 32 loads
      Net n532: 29 loads
      Net sel_c_18: 22 loads
      Net counter[17]: 17 loads
      Net col[2]: 16 loads
      Net row_c_2: 14 loads
      Net row_c_3: 14 loads
      Net col[1]: 12 loads
      Net row_c_0: 12 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| colunstable[0]      | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| colunstable[1]      | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| colunstable[2]      | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| colunstable[3]      | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debugger            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segout[0]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segout[1]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segout[2]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segout[3]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segout[4]           | OUTPUT    |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| segout[5]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segout[6]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nsel                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sel                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1_2 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            clocker/hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     int_osc
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: clocker/hf_osc.osc_inst
         Type: HFOSC
Instance Name: colsyncer/stableval_i2
         Type: IOLOGIC
Instance Name: colsyncer/stableval_i1
         Type: IOLOGIC
Instance Name: colsyncer/stableval_i0
         Type: IOLOGIC
Instance Name: colsyncer/stableval_i3
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 24
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs

                                    Page 3





Run Time and Memory Usage (cont)
--------------------------------
   Total REAL Time: 0 secs
   Peak Memory Usage: 71 MB
Checksum -- map: b12e7a535311268eb6ae3b522ce10a8cb5e496bc























































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
