{"files":[{"patch":"@@ -1065,1 +1065,1 @@\n-  void lr_w(Register Rd, Register Rs1, Aqrl memory_order = aqrl) {\n+  void lr_w(Register Rd, Register Rs1, Aqrl memory_order = relaxed) {\n@@ -1069,1 +1069,1 @@\n-  void lr_d(Register Rd, Register Rs1, Aqrl memory_order = aqrl) {\n+  void lr_d(Register Rd, Register Rs1, Aqrl memory_order = relaxed) {\n@@ -1073,1 +1073,1 @@\n-  void sc_w(Register Rd, Register Rs2, Register Rs1, Aqrl memory_order = aqrl) {\n+  void sc_w(Register Rd, Register Rs2, Register Rs1, Aqrl memory_order = relaxed) {\n@@ -1077,1 +1077,1 @@\n-  void sc_d(Register Rd, Register Rs2, Register Rs1, Aqrl memory_order = aqrl) {\n+  void sc_d(Register Rd, Register Rs2, Register Rs1, Aqrl memory_order = relaxed) {\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}