Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/GitHub/FlipFlopD/TB_FFD_isim_beh.exe -prj F:/GitHub/FlipFlopD/TB_FFD_beh.prj work.TB_FFD 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/GitHub/FlipFlopD/FFD_Module.vhd" into library work
Parsing VHDL file "F:/GitHub/FlipFlopD/TB_FFD.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FFD_Module [ffd_module_default]
Compiling architecture behavior of entity tb_ffd
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable F:/GitHub/FlipFlopD/TB_FFD_isim_beh.exe
Fuse Memory Usage: 29648 KB
Fuse CPU Usage: 421 ms
