Para uma matriz 10x10 com 8 bits/símbolo 
          Design hierarchy summary:
                Instances  Unique
                Modules:             103       4
                Registers:           671      77
                Scalar wires:        108       -
                Vectored wires:      952       -
                Always blocks:       104       5
                Initial blocks:        1       1
                Cont. assignments:   349      12
                Pseudo assignments:  507       -
                Process Clocks:      101       2
        Writing initial simulation snapshot: worklib.tb:sv

Para uma matriz 10x10 com 4 bits/símbolo 

        Design hierarchy summary:
                               Instances  Unique
                Modules:             103       4
                Registers:           671      77
                Scalar wires:        108       -
                Vectored wires:      952       -
                Always blocks:       104       5
                Initial blocks:        1       1
                Cont. assignments:   349      12
                Pseudo assignments:  507       -
                Process Clocks:      101       2
        Writing initial simulation snapshot: worklib.tb:sv