// Seed: 1155671863
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4,
    output supply1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    output uwire id_8
    , id_53,
    input tri1 id_9,
    output supply1 id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri id_16,
    input wor id_17,
    output tri0 id_18,
    output wand id_19,
    input wire id_20,
    output uwire id_21,
    input wor id_22,
    input uwire id_23,
    input wand id_24,
    input supply1 id_25,
    input wire id_26,
    output wire id_27,
    output wand id_28,
    input supply0 id_29,
    input supply1 id_30,
    input supply0 id_31,
    output supply1 id_32,
    input uwire id_33,
    input supply0 id_34,
    input tri0 id_35,
    input supply1 id_36,
    output tri0 id_37,
    input wor id_38,
    input wor id_39,
    output wire id_40,
    output supply0 id_41,
    input supply0 id_42,
    output supply0 id_43,
    input tri0 id_44,
    input tri0 id_45,
    output uwire id_46,
    output wire id_47,
    output uwire id_48,
    output uwire id_49,
    output wor id_50,
    input supply0 id_51
);
  wire id_54;
  module_0(
      id_54, id_53
  );
endmodule
