Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May  9 22:03:37 2022
| Host         : fedora running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1923)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7530)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1923)
---------------------------
 There are 1923 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7530)
---------------------------------------------------
 There are 7530 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.386        0.000                      0                   54        0.198        0.000                      0                   54        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.386        0.000                      0                   54        0.198        0.000                      0                   54        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.124ns (33.929%)  route 2.189ns (66.071%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     6.042 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=198, routed)         0.988     7.031    pdu/dpra[3]
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.155 r  pdu/cnt_m_rf[4]_i_5/O
                         net (fo=1, routed)           0.000     7.155    pdu/cnt_m_rf[4]_i_5_n_0
    SLICE_X32Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     7.372 r  pdu/cnt_m_rf_reg[4]_i_3/O
                         net (fo=1, routed)           0.818     8.190    pdu/cnt_m_rf_reg[4]_i_3_n_0
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.327     8.517 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.383     8.899    pdu/p_0_in[4]
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.517    15.270    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.316    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X31Y88         FDCE (Setup_fdce_C_D)       -0.266    15.285    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.698ns (22.106%)  route 2.460ns (77.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     6.042 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=198, routed)         1.374     7.416    pdu/dpra[3]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.540 r  pdu/cnt_m_rf[3]_i_2/O
                         net (fo=1, routed)           0.469     8.009    pdu/cnt_m_rf[3]_i_2_n_0
    SLICE_X31Y88         LUT3 (Prop_lut3_I1_O)        0.118     8.127 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.617     8.744    pdu/p_0_in[3]
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.517    15.270    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.316    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X31Y88         FDCE (Setup_fdce_C_D)       -0.263    15.288    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.580ns (21.235%)  route 2.151ns (78.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.579     7.621    pdu/Q[1]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.745 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.573     8.318    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.517    15.270    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
                         clock pessimism              0.274    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X31Y88         FDCE (Setup_fdce_C_CE)      -0.205    15.304    pdu/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.580ns (21.235%)  route 2.151ns (78.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.579     7.621    pdu/Q[1]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.745 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.573     8.318    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.517    15.270    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.274    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X31Y88         FDCE (Setup_fdce_C_CE)      -0.205    15.304    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.580ns (21.235%)  route 2.151ns (78.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.579     7.621    pdu/Q[1]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.745 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.573     8.318    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.517    15.270    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.274    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X31Y88         FDCE (Setup_fdce_C_CE)      -0.205    15.304    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.580ns (21.235%)  route 2.151ns (78.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.579     7.621    pdu/Q[1]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.745 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.573     8.318    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.517    15.270    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.274    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X31Y88         FDCE (Setup_fdce_C_CE)      -0.205    15.304    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.580ns (21.554%)  route 2.111ns (78.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 15.271 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.579     7.621    pdu/Q[1]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.745 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.532     8.277    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y89         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.518    15.271    pdu/clk_IBUF_BUFG
    SLICE_X31Y89         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C
                         clock pessimism              0.274    15.545    
                         clock uncertainty           -0.035    15.510    
    SLICE_X31Y89         FDCE (Setup_fdce_C_CE)      -0.205    15.305    pdu/cnt_m_rf_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.580ns (21.554%)  route 2.111ns (78.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 15.271 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.579     7.621    pdu/Q[1]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.745 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.532     8.277    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y89         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.518    15.271    pdu/clk_IBUF_BUFG
    SLICE_X31Y89         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/C
                         clock pessimism              0.274    15.545    
                         clock uncertainty           -0.035    15.510    
    SLICE_X31Y89         FDCE (Setup_fdce_C_CE)      -0.205    15.305    pdu/cnt_m_rf_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.580ns (21.554%)  route 2.111ns (78.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 15.271 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.579     7.621    pdu/Q[1]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.745 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.532     8.277    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y89         FDCE                                         r  pdu/cnt_m_rf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.518    15.271    pdu/clk_IBUF_BUFG
    SLICE_X31Y89         FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism              0.274    15.545    
                         clock uncertainty           -0.035    15.510    
    SLICE_X31Y89         FDCE (Setup_fdce_C_CE)      -0.205    15.305    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.580ns (21.554%)  route 2.111ns (78.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 15.271 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     6.042 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.579     7.621    pdu/Q[1]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.745 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.532     8.277    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X31Y89         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.518    15.271    pdu/clk_IBUF_BUFG
    SLICE_X31Y89         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
                         clock pessimism              0.274    15.545    
                         clock uncertainty           -0.035    15.510    
    SLICE_X31Y89         FDCE (Setup_fdce_C_CE)      -0.205    15.305    pdu/cnt_m_rf_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  7.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.559%)  route 0.144ns (50.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.569     1.704    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.144     1.989    pdu/valid_r
    SLICE_X28Y89         FDRE                                         r  pdu/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.840     2.230    pdu/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  pdu/valid_2r_reg/C
                         clock pessimism             -0.509     1.721    
    SLICE_X28Y89         FDRE (Hold_fdre_C_D)         0.070     1.791    pdu/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.722%)  route 0.125ns (40.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.125     1.972    pdu/valid_2r
    SLICE_X28Y90         LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.017    pdu/check_r[0]_i_1_n_0
    SLICE_X28Y90         FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.841     2.231    pdu/clk_IBUF_BUFG
    SLICE_X28Y90         FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.509     1.722    
    SLICE_X28Y90         FDCE (Hold_fdce_C_D)         0.092     1.814    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/step_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.714%)  route 0.148ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.569     1.704    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  pdu/step_r_reg/Q
                         net (fo=22, routed)          0.148     1.994    pdu/step_r
    SLICE_X28Y88         FDRE                                         r  pdu/step_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.840     2.230    pdu/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  pdu/step_2r_reg/C
                         clock pessimism             -0.509     1.721    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.070     1.791    pdu/step_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pdu/cnt_ah_plr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.571     1.706    pdu/clk_IBUF_BUFG
    SLICE_X29Y91         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.141     1.847 r  pdu/cnt_ah_plr_reg[1]/Q
                         net (fo=36, routed)          0.115     1.962    pdu/cnt_ah_plr_reg[1]_0
    SLICE_X29Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.007 r  pdu/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.007    pdu/cnt_ah_plr[1]_i_1_n_0
    SLICE_X29Y91         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.841     2.231    pdu/clk_IBUF_BUFG
    SLICE_X29Y91         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.525     1.706    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.091     1.797    pdu/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.436%)  route 0.184ns (56.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.569     1.704    pdu/clk_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  pdu/in_r_reg[0]/Q
                         net (fo=14, routed)          0.184     2.029    pdu/Q[0]
    SLICE_X28Y89         FDRE                                         r  pdu/in_2r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.840     2.230    pdu/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  pdu/in_2r_reg[0]/C
                         clock pessimism             -0.509     1.721    
    SLICE_X28Y89         FDRE (Hold_fdre_C_D)         0.070     1.791    pdu/in_2r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.173%)  route 0.186ns (56.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.569     1.704    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.186     2.031    pdu/Q[1]
    SLICE_X29Y90         FDRE                                         r  pdu/in_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.841     2.231    pdu/clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  pdu/in_2r_reg[1]/C
                         clock pessimism             -0.509     1.722    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.070     1.792    pdu/in_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.603     1.738    pdu/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  pdu/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.879 r  pdu/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.988    pdu/cnt_reg_n_0_[11]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.096 r  pdu/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.096    pdu/cnt_reg[8]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  pdu/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.876     2.266    pdu/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  pdu/cnt_reg[11]/C
                         clock pessimism             -0.528     1.738    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105     1.843    pdu/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.603     1.738    pdu/clk_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  pdu/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141     1.879 r  pdu/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.988    pdu/cnt_reg_n_0_[15]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.096 r  pdu/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.096    pdu/cnt_reg[12]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  pdu/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.876     2.266    pdu/clk_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  pdu/cnt_reg[15]/C
                         clock pessimism             -0.528     1.738    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105     1.843    pdu/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.602     1.737    pdu/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  pdu/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.878 r  pdu/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.987    pdu/cnt_reg_n_0_[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.095 r  pdu/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.095    pdu/cnt_reg[0]_i_1_n_4
    SLICE_X1Y89          FDCE                                         r  pdu/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.875     2.265    pdu/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  pdu/cnt_reg[3]/C
                         clock pessimism             -0.528     1.737    
    SLICE_X1Y89          FDCE (Hold_fdce_C_D)         0.105     1.842    pdu/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.603     1.738    pdu/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  pdu/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.879 r  pdu/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.988    pdu/cnt_reg_n_0_[7]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.096 r  pdu/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.096    pdu/cnt_reg[4]_i_1_n_4
    SLICE_X1Y90          FDCE                                         r  pdu/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.876     2.266    pdu/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  pdu/cnt_reg[7]/C
                         clock pessimism             -0.528     1.738    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105     1.843    pdu/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y90    pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y90    pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y92    pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y90    pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y91    pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y92    pdu/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y92    pdu/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y88    pdu/cnt_m_rf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y90    pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y90    pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y90    pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y90    pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y92    pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y92    pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y90    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y90    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y90    pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y90    pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y90    pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y90    pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y92    pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y92    pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y90    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y90    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7534 Endpoints
Min Delay          7534 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.008ns  (logic 7.458ns (25.710%)  route 21.550ns (74.290%))
  Logic Levels:           21  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 r  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 r  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 r  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 f  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 f  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           0.868    13.589    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.713 r  cpu/id_ex/pc[31]_i_8/O
                         net (fo=32, routed)          2.611    16.324    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X29Y107        LUT4 (Prop_lut4_I1_O)        0.124    16.448 r  cpu/id_ex/pc[31]_i_5/O
                         net (fo=2, routed)           0.929    17.377    cpu/id_ex/pc[31]_i_5_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    17.501 r  cpu/id_ex/d_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.853    18.354    cpu/id_ex/d_OBUF[3]_inst_i_39_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124    18.478 r  cpu/id_ex/d_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.092    19.571    cpu/id_ex/d_OBUF[3]_inst_i_16_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.695 r  cpu/id_ex/d_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000    19.695    cpu/id_ex/d_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    19.912 r  cpu/id_ex/d_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.366    21.278    cpu/id_ex/d_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.299    21.577 r  cpu/id_ex/d_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.874    25.451    d_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         3.557    29.008 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.008    d[3]
    T13                                                               r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.654ns  (logic 7.449ns (25.998%)  route 21.204ns (74.002%))
  Logic Levels:           21  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 r  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           1.048    13.768    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          2.542    16.434    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X35Y105        LUT4 (Prop_lut4_I3_O)        0.124    16.558 r  cpu/id_ex/pc[18]_i_2/O
                         net (fo=2, routed)           0.973    17.531    cpu/id_ex/pc[18]_i_2_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.655 r  cpu/id_ex/d_OBUF[2]_inst_i_42/O
                         net (fo=1, routed)           0.447    18.102    cpu/id_ex/d_OBUF[2]_inst_i_42_n_0
    SLICE_X43Y103        LUT5 (Prop_lut5_I4_O)        0.124    18.226 r  cpu/id_ex/d_OBUF[2]_inst_i_18/O
                         net (fo=1, routed)           1.093    19.319    cpu/id_ex/d_OBUF[2]_inst_i_18_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I0_O)        0.124    19.443 r  cpu/id_ex/d_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.000    19.443    cpu/id_ex/d_OBUF[2]_inst_i_8_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    19.655 r  cpu/id_ex/d_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.391    21.046    cpu/id_ex/d_OBUF[2]_inst_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I1_O)        0.299    21.345 r  cpu/id_ex/d_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.756    25.100    d_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.553    28.654 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.654    d[2]
    U13                                                               r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.427ns  (logic 7.470ns (26.280%)  route 20.956ns (73.720%))
  Logic Levels:           21  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 r  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 r  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 r  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 f  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 f  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           0.868    13.589    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.713 r  cpu/id_ex/pc[31]_i_8/O
                         net (fo=32, routed)          2.156    15.869    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X29Y105        LUT4 (Prop_lut4_I1_O)        0.124    15.993 r  cpu/id_ex/pc[25]_i_2/O
                         net (fo=2, routed)           0.971    16.964    cpu/id_ex/pc[25]_i_2_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  cpu/id_ex/d_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           1.139    18.227    cpu/id_ex/d_OBUF[1]_inst_i_32_n_0
    SLICE_X33Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.351 r  cpu/id_ex/d_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           0.577    18.929    cpu/id_ex/d_OBUF[1]_inst_i_14_n_0
    SLICE_X35Y106        LUT6 (Prop_lut6_I0_O)        0.124    19.053 r  cpu/id_ex/d_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000    19.053    cpu/id_ex/d_OBUF[1]_inst_i_6_n_0
    SLICE_X35Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    19.265 r  cpu/id_ex/d_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.393    20.658    cpu/id_ex/d_OBUF[1]_inst_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.299    20.957 r  cpu/id_ex/d_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.895    24.852    d_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.574    28.427 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.427    d[1]
    T9                                                                r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.390ns  (logic 7.478ns (26.340%)  route 20.912ns (73.660%))
  Logic Levels:           21  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 r  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           0.875    13.596    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.720 r  cpu/id_ex/pc[31]_i_4/O
                         net (fo=62, routed)          2.650    16.370    cpu/id_ex/pc[31]_i_4_n_0
    SLICE_X31Y105        LUT4 (Prop_lut4_I1_O)        0.124    16.494 r  cpu/id_ex/d_OBUF[0]_inst_i_80/O
                         net (fo=1, routed)           0.728    17.221    cpu/id_ex/d_OBUF[0]_inst_i_80_n_0
    SLICE_X31Y106        LUT6 (Prop_lut6_I0_O)        0.124    17.345 r  cpu/id_ex/d_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.632    17.977    cpu/id_ex/d_OBUF[0]_inst_i_37_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.101 r  cpu/id_ex/d_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.805    18.906    cpu/id_ex/d_OBUF[0]_inst_i_16_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124    19.030 r  cpu/id_ex/d_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    19.030    cpu/id_ex/d_OBUF[0]_inst_i_7_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    19.247 r  cpu/id_ex/d_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.358    20.605    cpu/id_ex/d_OBUF[0]_inst_i_2_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.299    20.904 r  cpu/id_ex/d_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.910    24.813    d_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    28.390 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.390    d[0]
    T10                                                               r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.346ns  (logic 4.429ns (18.973%)  route 18.917ns (81.027%))
  Logic Levels:           21  (CARRY4=4 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 r  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 r  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 r  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 f  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 f  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           0.868    13.589    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.713 r  cpu/id_ex/pc[31]_i_8/O
                         net (fo=32, routed)          1.316    15.029    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I1_O)        0.124    15.153 r  cpu/id_ex/pc[5]_i_2/O
                         net (fo=2, routed)           0.795    15.948    cpu/id_ex/pc[5]_i_2_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  cpu/id_ex/pc[5]_i_1/O
                         net (fo=3, routed)           0.832    16.930    cpu/id_ex/pc_add_imm_reg_reg[31]_0[5]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.326    17.256 r  cpu/id_ex/inst_mem_i_5/O
                         net (fo=128, routed)         3.583    20.839    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/A3
    SLICE_X30Y108        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296    21.136 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/O
                         net (fo=1, routed)           0.000    21.136    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/OB
    SLICE_X30Y108        MUXF7 (Prop_muxf7_I0_O)      0.209    21.345 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    21.345    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/O1
    SLICE_X30Y108        MUXF8 (Prop_muxf8_I1_O)      0.088    21.433 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F8/O
                         net (fo=1, routed)           0.944    22.377    cpu/inst_mem/inst[22]
    SLICE_X31Y107        LUT2 (Prop_lut2_I0_O)        0.347    22.724 r  cpu/inst_mem/inst_id[22]_i_1/O
                         net (fo=1, routed)           0.623    23.346    cpu/if_id/D[22]
    SLICE_X31Y107        FDCE                                         r  cpu/if_id/inst_id_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.950ns  (logic 4.401ns (19.179%)  route 18.548ns (80.821%))
  Logic Levels:           21  (CARRY4=4 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 r  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 r  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 r  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 f  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 f  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           0.868    13.589    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.713 r  cpu/id_ex/pc[31]_i_8/O
                         net (fo=32, routed)          1.316    15.029    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I1_O)        0.124    15.153 r  cpu/id_ex/pc[5]_i_2/O
                         net (fo=2, routed)           0.795    15.948    cpu/id_ex/pc[5]_i_2_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  cpu/id_ex/pc[5]_i_1/O
                         net (fo=3, routed)           0.832    16.930    cpu/id_ex/pc_add_imm_reg_reg[31]_0[5]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.326    17.256 r  cpu/id_ex/inst_mem_i_5/O
                         net (fo=128, routed)         3.763    21.019    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/A3
    SLICE_X30Y114        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296    21.316 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_B/O
                         net (fo=1, routed)           0.000    21.316    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/OB
    SLICE_X30Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    21.525 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/F7.A/O
                         net (fo=1, routed)           0.000    21.525    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/O1
    SLICE_X30Y114        MUXF8 (Prop_muxf8_I1_O)      0.088    21.613 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/F8/O
                         net (fo=1, routed)           1.018    22.631    cpu/inst_mem/inst[28]
    SLICE_X31Y107        LUT2 (Prop_lut2_I0_O)        0.319    22.950 r  cpu/inst_mem/inst_id[28]_i_1/O
                         net (fo=1, routed)           0.000    22.950    cpu/if_id/D[28]
    SLICE_X31Y107        FDCE                                         r  cpu/if_id/inst_id_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.768ns  (logic 4.175ns (18.337%)  route 18.593ns (81.663%))
  Logic Levels:           20  (CARRY4=4 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 r  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           0.875    13.596    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.720 r  cpu/id_ex/pc[31]_i_4/O
                         net (fo=62, routed)          2.474    16.193    cpu/id_ex/pc[31]_i_4_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.150    16.343 r  cpu/id_ex/pc[4]_i_1/O
                         net (fo=3, routed)           0.714    17.058    cpu/id_ex/pc_add_imm_reg_reg[31]_0[4]
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.326    17.384 r  cpu/id_ex/inst_mem_i_6/O
                         net (fo=128, routed)         3.649    21.033    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/A2
    SLICE_X30Y112        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    21.157 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.157    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/OD
    SLICE_X30Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    21.398 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/F7.B/O
                         net (fo=1, routed)           0.000    21.398    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/O0
    SLICE_X30Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    21.496 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/F8/O
                         net (fo=1, routed)           0.926    22.421    cpu/inst_mem/inst[29]
    SLICE_X31Y107        LUT2 (Prop_lut2_I0_O)        0.347    22.768 r  cpu/inst_mem/inst_id[29]_i_1/O
                         net (fo=1, routed)           0.000    22.768    cpu/if_id/D[29]
    SLICE_X31Y107        FDCE                                         r  cpu/if_id/inst_id_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.723ns  (logic 4.504ns (19.821%)  route 18.219ns (80.179%))
  Logic Levels:           20  (CARRY4=4 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 r  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           0.875    13.596    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.720 r  cpu/id_ex/pc[31]_i_4/O
                         net (fo=62, routed)          2.474    16.193    cpu/id_ex/pc[31]_i_4_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.150    16.343 r  cpu/id_ex/pc[4]_i_1/O
                         net (fo=3, routed)           0.714    17.058    cpu/id_ex/pc_add_imm_reg_reg[31]_0[4]
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.326    17.384 r  cpu/id_ex/inst_mem_i_6/O
                         net (fo=128, routed)         3.245    20.629    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/A2
    SLICE_X30Y113        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.523    21.152 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    21.152    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/OA
    SLICE_X30Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    21.366 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    21.366    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/O1
    SLICE_X30Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    21.454 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/F8/O
                         net (fo=1, routed)           0.956    22.409    cpu/inst_mem/inst[27]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.314    22.723 r  cpu/inst_mem/inst_id[27]_i_1/O
                         net (fo=1, routed)           0.000    22.723    cpu/if_id/D[27]
    SLICE_X33Y104        FDCE                                         r  cpu/if_id/inst_id_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.713ns  (logic 4.299ns (18.928%)  route 18.414ns (81.072%))
  Logic Levels:           21  (CARRY4=4 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 r  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           1.048    13.768    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          1.525    15.417    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124    15.541 r  cpu/id_ex/pc[3]_i_2/O
                         net (fo=2, routed)           0.955    16.496    cpu/id_ex/pc[3]_i_2_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I4_O)        0.150    16.646 r  cpu/id_ex/pc[3]_i_1/O
                         net (fo=3, routed)           0.827    17.473    cpu/id_ex/pc_add_imm_reg_reg[31]_0[3]
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.326    17.799 r  cpu/id_ex/inst_mem_i_7/O
                         net (fo=128, routed)         2.940    20.739    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/A1
    SLICE_X30Y107        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    20.863 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.863    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/OD
    SLICE_X30Y107        MUXF7 (Prop_muxf7_I0_O)      0.241    21.104 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F7.B/O
                         net (fo=1, routed)           0.000    21.104    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/O0
    SLICE_X30Y107        MUXF8 (Prop_muxf8_I0_O)      0.098    21.202 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F8/O
                         net (fo=1, routed)           1.164    22.366    cpu/inst_mem/inst[17]
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.347    22.713 r  cpu/inst_mem/inst_id[17]_i_1/O
                         net (fo=1, routed)           0.000    22.713    cpu/if_id/D[17]
    SLICE_X31Y102        FDCE                                         r  cpu/if_id/inst_id_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.637ns  (logic 4.271ns (18.867%)  route 18.366ns (81.133%))
  Logic Levels:           21  (CARRY4=4 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          2.137     2.655    cpu/mem_wb/ctrlw[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.485     3.263    cpu/id_ex/i__carry__1_i_2_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  cpu/id_ex/i__carry_i_10/O
                         net (fo=32, routed)          3.626     7.014    cpu/id_ex/i__carry_i_10_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  cpu/id_ex/i__carry__3_i_4/O
                         net (fo=3, routed)           1.118     8.256    cpu/id_ex/alu_op1[16]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.380 r  cpu/id_ex/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.380    cpu/alu/alu_result_mem_reg[19][0]
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  cpu/alu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.912    cpu/alu/_inferred__0/i__carry__3_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.140    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.453 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.804    10.257    cpu/alu/p_0_in__0[31]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.306    10.563 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.665    11.228    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.352 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.303    11.656    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.780 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.817    12.597    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.124    12.721 r  cpu/id_ex/pc[31]_i_7/O
                         net (fo=4, routed)           1.048    13.768    cpu/id_ex/pc[31]_i_7_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.892 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          1.525    15.417    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124    15.541 r  cpu/id_ex/pc[3]_i_2/O
                         net (fo=2, routed)           0.955    16.496    cpu/id_ex/pc[3]_i_2_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I4_O)        0.150    16.646 r  cpu/id_ex/pc[3]_i_1/O
                         net (fo=3, routed)           0.827    17.473    cpu/id_ex/pc_add_imm_reg_reg[31]_0[3]
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.326    17.799 r  cpu/id_ex/inst_mem_i_7/O
                         net (fo=128, routed)         2.818    20.617    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/A1
    SLICE_X30Y105        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    20.741 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.741    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/OD
    SLICE_X30Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    20.982 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/F7.B/O
                         net (fo=1, routed)           0.000    20.982    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/O0
    SLICE_X30Y105        MUXF8 (Prop_muxf8_I0_O)      0.098    21.080 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/F8/O
                         net (fo=1, routed)           0.859    21.939    cpu/inst_mem/inst[16]
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.319    22.258 r  cpu/inst_mem/inst_id[16]_i_1/O
                         net (fo=1, routed)           0.379    22.637    cpu/if_id/D[16]
    SLICE_X31Y102        FDCE                                         r  cpu/if_id/inst_id_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[26]/C
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/if_id/pc_add_4_d_reg[26]/Q
                         net (fo=1, routed)           0.059     0.187    cpu/id_ex/pc_add_4_ex_reg[31]_1[26]
    SLICE_X28Y106        FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[14]/C
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[14]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/D[14]
    SLICE_X43Y100        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[20]/C
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[20]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/D[20]
    SLICE_X35Y105        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[24]/C
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[24]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/D[24]
    SLICE_X33Y106        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/id_ex/wb_src_ex_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_mem/wb_src_mem_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.128ns (64.596%)  route 0.070ns (35.404%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE                         0.000     0.000 r  cpu/id_ex/wb_src_ex_reg[3]/C
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/id_ex/wb_src_ex_reg[3]/Q
                         net (fo=4, routed)           0.070     0.198    cpu/ex_mem/wb_src_mem_reg[4]_2[3]
    SLICE_X35Y94         FDCE                                         r  cpu/ex_mem/wb_src_mem_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/alu_result_wb_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[21]/C
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/alu_result_mem_reg[21]/Q
                         net (fo=4, routed)           0.079     0.220    cpu/mem_wb/alu_result_wb_reg[31]_1[21]
    SLICE_X43Y104        FDCE                                         r  cpu/mem_wb/alu_result_wb_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[11]/C
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/if_id/pc_add_4_d_reg[11]/Q
                         net (fo=1, routed)           0.086     0.227    cpu/id_ex/pc_add_4_ex_reg[31]_1[11]
    SLICE_X29Y97         FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[19]/C
    SLICE_X32Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/if_id/pc_add_4_d_reg[19]/Q
                         net (fo=1, routed)           0.103     0.244    cpu/id_ex/pc_add_4_ex_reg[31]_1[19]
    SLICE_X31Y104        FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.871%)  route 0.119ns (48.129%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[18]/C
    SLICE_X32Y104        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/if_id/pc_add_4_d_reg[18]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/id_ex/pc_add_4_ex_reg[31]_1[18]
    SLICE_X35Y105        FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[4]/C
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/pc_add_4_mem_reg[4]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/mem_wb/D[4]
    SLICE_X31Y92         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.790ns  (logic 5.381ns (28.640%)  route 13.409ns (71.360%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     6.042 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.306    12.349    cpu/regs/dpra[2]
    SLICE_X49Y103        MUXF7 (Prop_muxf7_S_O)       0.296    12.645 r  cpu/regs/d_OBUF[1]_inst_i_76/O
                         net (fo=1, routed)           0.000    12.645    cpu/regs/d_OBUF[1]_inst_i_76_n_0
    SLICE_X49Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    12.749 r  cpu/regs/d_OBUF[1]_inst_i_34/O
                         net (fo=1, routed)           0.803    13.552    cpu/regs/d_OBUF[1]_inst_i_34_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I2_O)        0.316    13.868 r  cpu/regs/d_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           1.011    14.879    cpu/id_ex/rf_data[25]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.124    15.003 r  cpu/id_ex/d_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.003    cpu/id_ex/d_OBUF[1]_inst_i_6_n_0
    SLICE_X35Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    15.215 r  cpu/id_ex/d_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.393    16.608    cpu/id_ex/d_OBUF[1]_inst_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.299    16.907 r  cpu/id_ex/d_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.895    20.802    d_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.574    24.376 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.376    d[1]
    T9                                                                r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.785ns  (logic 5.834ns (31.055%)  route 12.952ns (68.945%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=2 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.640     5.588    pdu/clk_IBUF_BUFG
    SLICE_X28Y90         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.456     6.044 r  pdu/check_r_reg[1]/Q
                         net (fo=42, routed)          1.816     7.860    pdu/led_OBUF[6]
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.153     8.013 r  pdu/mem_text_i_2/O
                         net (fo=64, routed)          4.224    12.237    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_23_23/DPRA6
    SLICE_X42Y108        MUXF7 (Prop_muxf7_S_O)       0.495    12.732 r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_23_23/F7.DP/O
                         net (fo=1, routed)           0.859    13.591    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_23_23_n_0
    SLICE_X43Y108        LUT3 (Prop_lut3_I0_O)        0.325    13.916 r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[23]_INST_0/O
                         net (fo=1, routed)           0.967    14.884    cpu/id_ex/dpo[23]
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.332    15.216 r  cpu/id_ex/d_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    15.216    cpu/id_ex/d_OBUF[3]_inst_i_9_n_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    15.433 r  cpu/id_ex/d_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.211    16.644    cpu/id_ex/d_OBUF[3]_inst_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I1_O)        0.299    16.943 r  cpu/id_ex/d_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.874    20.817    d_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         3.557    24.374 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.374    d[3]
    T13                                                               r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.713ns  (logic 5.594ns (29.895%)  route 13.119ns (70.105%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=2 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.640     5.588    pdu/clk_IBUF_BUFG
    SLICE_X28Y90         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.456     6.044 r  pdu/check_r_reg[1]/Q
                         net (fo=42, routed)          1.816     7.860    pdu/led_OBUF[6]
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.153     8.013 r  pdu/mem_text_i_2/O
                         net (fo=64, routed)          4.367    12.380    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/DPRA6
    SLICE_X42Y110        MUXF7 (Prop_muxf7_S_O)       0.495    12.875 r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/F7.DP/O
                         net (fo=1, routed)           0.989    13.864    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22_n_0
    SLICE_X43Y108        LUT3 (Prop_lut3_I0_O)        0.297    14.161 r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[22]_INST_0/O
                         net (fo=1, routed)           0.800    14.961    cpu/id_ex/dpo[22]
    SLICE_X43Y106        LUT6 (Prop_lut6_I1_O)        0.124    15.085 r  cpu/id_ex/d_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.000    15.085    cpu/id_ex/d_OBUF[2]_inst_i_9_n_0
    SLICE_X43Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    15.302 r  cpu/id_ex/d_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.391    16.694    cpu/id_ex/d_OBUF[2]_inst_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I1_O)        0.299    16.993 r  cpu/id_ex/d_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.756    20.748    d_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.553    24.302 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.302    d[2]
    U13                                                               r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.684ns  (logic 5.441ns (29.121%)  route 13.243ns (70.879%))
  Logic Levels:           7  (LUT3=1 LUT6=2 MUXF7=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.639     5.587    pdu/clk_IBUF_BUFG
    SLICE_X31Y89         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.419     6.006 r  pdu/cnt_m_rf_reg[0]_rep__1/Q
                         net (fo=214, routed)         6.518    12.525    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/DPRA0
    SLICE_X34Y103        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    12.824 r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.824    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/DPO1
    SLICE_X34Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    13.038 r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.DP/O
                         net (fo=1, routed)           1.123    14.161    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_0
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.297    14.458 r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[16]_INST_0/O
                         net (fo=1, routed)           0.640    15.098    cpu/id_ex/dpo[16]
    SLICE_X41Y105        LUT6 (Prop_lut6_I1_O)        0.124    15.222 r  cpu/id_ex/d_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000    15.222    cpu/id_ex/d_OBUF[0]_inst_i_8_n_0
    SLICE_X41Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    15.434 r  cpu/id_ex/d_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.052    16.486    cpu/id_ex/d_OBUF[0]_inst_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I1_O)        0.299    16.785 r  cpu/id_ex/d_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.910    20.694    d_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    24.272 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.272    d[0]
    T10                                                               r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 4.118ns (40.602%)  route 6.024ns (59.398%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     6.042 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         3.313     9.356    pdu/dpra[2]
    SLICE_X32Y93         LUT5 (Prop_lut5_I2_O)        0.124     9.480 r  pdu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.711    12.191    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    15.729 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.729    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.250ns  (logic 4.116ns (44.497%)  route 5.134ns (55.503%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.638     5.586    pdu/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     6.042 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=198, routed)         2.423     8.466    pdu/dpra[3]
    SLICE_X33Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.590 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.711    11.301    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.536    14.837 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.837    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 4.124ns (50.956%)  route 3.969ns (49.044%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.640     5.588    pdu/clk_IBUF_BUFG
    SLICE_X28Y90         FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.456     6.044 r  pdu/check_r_reg[0]/Q
                         net (fo=40, routed)          1.642     7.687    pdu/led_OBUF[5]
    SLICE_X31Y92         LUT5 (Prop_lut5_I3_O)        0.124     7.811 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.327    10.137    led_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.544    13.681 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.681    led[1]
    K18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.114ns (51.177%)  route 3.925ns (48.823%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.641     5.589    pdu/clk_IBUF_BUFG
    SLICE_X28Y91         FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.456     6.045 r  pdu/cnt_al_plr_reg[0]/Q
                         net (fo=176, routed)         1.323     7.369    pdu/cnt_al_plr_reg[0]_0
    SLICE_X31Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.493 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.601    10.094    led_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.534    13.628 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.628    led[0]
    K17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 4.117ns (52.066%)  route 3.791ns (47.934%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.640     5.588    pdu/clk_IBUF_BUFG
    SLICE_X28Y90         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.456     6.044 r  pdu/check_r_reg[1]/Q
                         net (fo=42, routed)          1.392     7.437    pdu/led_OBUF[6]
    SLICE_X33Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.561 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.398     9.959    led_OBUF[4]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.496 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.496    led[4]
    L18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.344ns  (logic 4.010ns (54.603%)  route 3.334ns (45.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.673    pdu/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  pdu/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     6.129 r  pdu/cnt_reg[17]/Q
                         net (fo=18, routed)          3.334     9.463    an_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.018 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.018    an[0]
    V14                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.209ns (41.531%)  route 0.294ns (58.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.567     1.702    pdu/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164     1.866 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.294     2.161    cpu/ex_mem/mem_rd_reg_reg[4][3]
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.045     2.206 r  cpu/ex_mem/mem_rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.206    cpu/mem_wb/mem_rd_reg_reg[31]_0[3]
    SLICE_X33Y91         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.186ns (35.038%)  route 0.345ns (64.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.569     1.704    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.345     2.190    cpu/ex_mem/mem_rd_reg_reg[4][1]
    SLICE_X31Y92         LUT4 (Prop_lut4_I1_O)        0.045     2.235 r  cpu/ex_mem/mem_rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.235    cpu/mem_wb/mem_rd_reg_reg[31]_0[1]
    SLICE_X31Y92         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.744%)  route 0.349ns (65.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.349     2.196    cpu/ex_mem/mem_rd_reg_reg[4][2]
    SLICE_X31Y92         LUT4 (Prop_lut4_I1_O)        0.045     2.241 r  cpu/ex_mem/mem_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.241    cpu/mem_wb/mem_rd_reg_reg[31]_0[2]
    SLICE_X31Y92         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.186ns (27.445%)  route 0.492ns (72.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.566     1.701    pdu/clk_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141     1.842 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.492     2.334    cpu/ex_mem/mem_rd_reg_reg[4][4]
    SLICE_X39Y92         LUT4 (Prop_lut4_I1_O)        0.045     2.379 r  cpu/ex_mem/mem_rd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.379    cpu/mem_wb/mem_rd_reg_reg[31]_0[4]
    SLICE_X39Y92         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.276ns (36.543%)  route 0.479ns (63.457%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.569     1.704    pdu/clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.379     2.224    cpu/ex_mem/valid_r
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.269 r  cpu/ex_mem/mem_rd_reg[0]_i_4/O
                         net (fo=1, routed)           0.049     2.318    cpu/ex_mem/mem_rd_reg[0]_i_4_n_0
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.363 r  cpu/ex_mem/mem_rd_reg[0]_i_2/O
                         net (fo=1, routed)           0.051     2.415    cpu/ex_mem/io_din[0]
    SLICE_X31Y94         LUT3 (Prop_lut3_I0_O)        0.045     2.460 r  cpu/ex_mem/mem_rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.460    cpu/mem_wb/mem_rd_reg_reg[31]_0[0]
    SLICE_X31Y94         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.382ns (64.315%)  route 0.767ns (35.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.571     1.706    pdu/clk_IBUF_BUFG
    SLICE_X28Y90         FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     1.847 r  pdu/check_r_reg[0]/Q
                         net (fo=40, routed)          0.767     2.614    led_OBUF[5]
    M18                  OBUF (Prop_obuf_I_O)         1.241     3.856 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.856    led[5]
    M18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.431ns (65.072%)  route 0.768ns (34.928%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.570     1.705    pdu/clk_IBUF_BUFG
    SLICE_X33Y92         FDPE                                         r  pdu/out0_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.846 r  pdu/out0_r_reg[1]/Q
                         net (fo=1, routed)           0.097     1.944    pdu/out0_r_reg_n_0_[1]
    SLICE_X31Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.989 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.671     2.659    led_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.245     3.904 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.904    led[1]
    K18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.409ns (63.053%)  route 0.826ns (36.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.571     1.706    pdu/clk_IBUF_BUFG
    SLICE_X28Y90         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     1.847 r  pdu/check_r_reg[1]/Q
                         net (fo=42, routed)          0.826     2.673    led_OBUF[6]
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.941 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.941    led[6]
    R12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/ready_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.404ns (62.556%)  route 0.841ns (37.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.567     1.702    pdu/clk_IBUF_BUFG
    SLICE_X39Y91         FDPE                                         r  pdu/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.843 r  pdu/ready_r_reg/Q
                         net (fo=1, routed)           0.841     2.684    led_OBUF[7]
    R13                  OBUF (Prop_obuf_I_O)         1.263     3.947 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.947    led[7]
    R13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.394ns (60.950%)  route 0.893ns (39.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.604     1.739    pdu/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  pdu/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.880 r  pdu/cnt_reg[18]/Q
                         net (fo=6, routed)           0.893     2.774    an_OBUF[1]
    U14                  OBUF (Prop_obuf_I_O)         1.253     4.027 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.027    an[1]
    U14                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[25]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.296ns  (logic 1.510ns (9.266%)  route 14.786ns (90.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       14.786    16.296    pdu/sw_IBUF[7]
    SLICE_X35Y106        FDPE                                         f  pdu/out1_r_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     5.255    pdu/clk_IBUF_BUFG
    SLICE_X35Y106        FDPE                                         r  pdu/out1_r_reg[25]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.296ns  (logic 1.510ns (9.266%)  route 14.786ns (90.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       14.786    16.296    pdu/sw_IBUF[7]
    SLICE_X35Y106        FDCE                                         f  pdu/out1_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     5.255    pdu/clk_IBUF_BUFG
    SLICE_X35Y106        FDCE                                         r  pdu/out1_r_reg[29]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.390ns  (logic 1.510ns (9.811%)  route 13.880ns (90.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       13.880    15.390    pdu/sw_IBUF[7]
    SLICE_X36Y109        FDCE                                         f  pdu/out1_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.501     5.253    pdu/clk_IBUF_BUFG
    SLICE_X36Y109        FDCE                                         r  pdu/out1_r_reg[26]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.390ns  (logic 1.510ns (9.811%)  route 13.880ns (90.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       13.880    15.390    pdu/sw_IBUF[7]
    SLICE_X36Y109        FDCE                                         f  pdu/out1_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.501     5.253    pdu/clk_IBUF_BUFG
    SLICE_X36Y109        FDCE                                         r  pdu/out1_r_reg[30]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.385ns  (logic 1.510ns (9.814%)  route 13.875ns (90.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       13.875    15.385    pdu/sw_IBUF[7]
    SLICE_X37Y109        FDCE                                         f  pdu/out1_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.501     5.253    pdu/clk_IBUF_BUFG
    SLICE_X37Y109        FDCE                                         r  pdu/out1_r_reg[27]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.385ns  (logic 1.510ns (9.814%)  route 13.875ns (90.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       13.875    15.385    pdu/sw_IBUF[7]
    SLICE_X37Y109        FDCE                                         f  pdu/out1_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.501     5.253    pdu/clk_IBUF_BUFG
    SLICE_X37Y109        FDCE                                         r  pdu/out1_r_reg[31]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.940ns  (logic 1.510ns (10.106%)  route 13.430ns (89.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       13.430    14.940    pdu/sw_IBUF[7]
    SLICE_X36Y106        FDCE                                         f  pdu/out1_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     5.255    pdu/clk_IBUF_BUFG
    SLICE_X36Y106        FDCE                                         r  pdu/out1_r_reg[24]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[28]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.940ns  (logic 1.510ns (10.106%)  route 13.430ns (89.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       13.430    14.940    pdu/sw_IBUF[7]
    SLICE_X36Y106        FDPE                                         f  pdu/out1_r_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     5.255    pdu/clk_IBUF_BUFG
    SLICE_X36Y106        FDPE                                         r  pdu/out1_r_reg[28]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.797ns  (logic 1.510ns (10.204%)  route 13.287ns (89.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       13.287    14.797    pdu/sw_IBUF[7]
    SLICE_X41Y103        FDCE                                         f  pdu/out1_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.502     5.254    pdu/clk_IBUF_BUFG
    SLICE_X41Y103        FDCE                                         r  pdu/out1_r_reg[17]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[21]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.797ns  (logic 1.510ns (10.204%)  route 13.287ns (89.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1616, routed)       13.287    14.797    pdu/sw_IBUF[7]
    SLICE_X41Y103        FDPE                                         f  pdu/out1_r_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.502     5.254    pdu/clk_IBUF_BUFG
    SLICE_X41Y103        FDPE                                         r  pdu/out1_r_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.072%)  route 0.130ns (47.928%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[1]/C
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[1]/Q
                         net (fo=11, routed)          0.130     0.271    pdu/D[1]
    SLICE_X40Y91         FDCE                                         r  pdu/out1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.839     2.229    pdu/clk_IBUF_BUFG
    SLICE_X40Y91         FDCE                                         r  pdu/out1_r_reg[1]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.953%)  route 0.130ns (48.048%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[30]/C
    SLICE_X39Y108        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[30]/Q
                         net (fo=10, routed)          0.130     0.271    pdu/D[30]
    SLICE_X36Y109        FDCE                                         r  pdu/out1_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X36Y109        FDCE                                         r  pdu/out1_r_reg[30]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.944%)  route 0.130ns (48.056%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[3]/C
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[3]/Q
                         net (fo=11, routed)          0.130     0.271    pdu/D[3]
    SLICE_X36Y92         FDPE                                         r  pdu/out1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.840     2.230    pdu/clk_IBUF_BUFG
    SLICE_X36Y92         FDPE                                         r  pdu/out1_r_reg[3]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.836%)  route 0.145ns (53.164%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[31]/C
    SLICE_X39Y108        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/b_mem_reg[31]/Q
                         net (fo=10, routed)          0.145     0.273    pdu/D[31]
    SLICE_X37Y109        FDCE                                         r  pdu/out1_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X37Y109        FDCE                                         r  pdu/out1_r_reg[31]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.297%)  route 0.139ns (49.703%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[20]/C
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[20]/Q
                         net (fo=10, routed)          0.139     0.280    pdu/D[20]
    SLICE_X41Y105        FDPE                                         r  pdu/out1_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X41Y105        FDPE                                         r  pdu/out1_r_reg[20]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.042%)  route 0.179ns (55.958%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[8]/C
    SLICE_X43Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[8]/Q
                         net (fo=10, routed)          0.179     0.320    pdu/D[8]
    SLICE_X45Y95         FDCE                                         r  pdu/out1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.838     2.228    pdu/clk_IBUF_BUFG
    SLICE_X45Y95         FDCE                                         r  pdu/out1_r_reg[8]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.817%)  route 0.181ns (56.183%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[10]/C
    SLICE_X45Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[10]/Q
                         net (fo=10, routed)          0.181     0.322    pdu/D[10]
    SLICE_X41Y99         FDPE                                         r  pdu/out1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.841     2.231    pdu/clk_IBUF_BUFG
    SLICE_X41Y99         FDPE                                         r  pdu/out1_r_reg[10]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.631%)  route 0.182ns (56.369%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[26]/C
    SLICE_X39Y108        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[26]/Q
                         net (fo=10, routed)          0.182     0.323    pdu/D[26]
    SLICE_X36Y109        FDCE                                         r  pdu/out1_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X36Y109        FDCE                                         r  pdu/out1_r_reg[26]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.799%)  route 0.188ns (57.201%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[21]/C
    SLICE_X43Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[21]/Q
                         net (fo=10, routed)          0.188     0.329    pdu/D[21]
    SLICE_X41Y103        FDPE                                         r  pdu/out1_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X41Y103        FDPE                                         r  pdu/out1_r_reg[21]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.127%)  route 0.194ns (57.873%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[23]/C
    SLICE_X44Y105        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[23]/Q
                         net (fo=10, routed)          0.194     0.335    pdu/D[23]
    SLICE_X44Y106        FDCE                                         r  pdu/out1_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.831     2.222    pdu/clk_IBUF_BUFG
    SLICE_X44Y106        FDCE                                         r  pdu/out1_r_reg[23]/C





