Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 31 18:15:10 2025
| Host         : mowang-001 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   137 |
| Unused register locations in slices containing registers |   633 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      2 |            4 |
|      3 |            1 |
|      4 |            5 |
|      5 |            2 |
|      6 |            2 |
|      7 |            2 |
|      8 |            3 |
|      9 |            2 |
|     10 |           34 |
|     11 |           52 |
|     15 |            1 |
|    16+ |           21 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             166 |           97 |
| No           | No                    | Yes                    |             695 |          270 |
| No           | Yes                   | No                     |              36 |           12 |
| Yes          | No                    | No                     |               8 |            6 |
| Yes          | No                    | Yes                    |            1230 |          644 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------+---------------------------------+------------------+----------------+
|        Clock Signal       |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------------+---------------------------------+------------------+----------------+
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_3[0]  | U1_PCPU/MEM_WB/rstn_0           |                1 |              1 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_18[0] | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                1 |              1 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_4[0]  | U1_PCPU/MEM_WB/rstn_0           |                1 |              1 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_5[0]  | U1_PCPU/MEM_WB/rstn_0           |                1 |              1 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_23[0] | U1_PCPU/U_RF/rstn[1]            |                1 |              1 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_6[0]  | U1_PCPU/MEM_WB/rstn_0           |                1 |              1 |
|  n_0_2039_BUFG            |                                  |                                 |                1 |              1 |
|  clk0_BUFG                |                                  |                                 |                1 |              1 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_3[0]  | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                2 |              2 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_2[0]  | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                2 |              2 |
|  clk0_BUFG                |                                  | U1_PCPU/MEM_WB/rstn             |                1 |              2 |
|  n_0_2039_BUFG            |                                  | U1_PCPU/ID_EX/rstn              |                1 |              2 |
| ~Clk_CPU_BUFG             |                                  | U1_PCPU/U_RF/AR[0]              |                2 |              3 |
|  U6_SSeg7/flash_IBUF_BUFG |                                  |                                 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_29[0] | U1_PCPU/ID_EX/rstn_1            |                2 |              4 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_12[0] | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_PCPU/ID_EX/out[63]_i_4__0_0   | U1_PCPU/U_RF/rstn[0]            |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_PCPU/ID_EX/out[63]_i_4__0_0   | U1_PCPU/U_RF/rstn[1]            |                2 |              4 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_9[0]  | U1_PCPU/U_RF/rstn[1]            |                4 |              5 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_19[0] | U1_PCPU/U_RF/rstn[0]            |                2 |              5 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_9[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                4 |              6 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_19[0] | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                5 |              6 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_29[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                3 |              7 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_12[0] | U1_PCPU/U_RF/AR[0]              |                3 |              7 |
|  U6_SSeg7/flash_IBUF_BUFG | U6_SSeg7/seg_sout[7]_i_1_n_0     |                                 |                6 |              8 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_2[0]  | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                5 |              8 |
|  clk_IBUF_BUFG            |                                  | U1_PCPU/ID_EX/rstn              |                2 |              8 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_3[0]  | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                6 |              9 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_18[0] | U1_PCPU/U_RF/rstn[0]            |                3 |              9 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_14[0] | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                3 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_13[0] | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                5 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_0[0]  | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                3 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_22[0] | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                5 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_28[0] | U1_PCPU/U_RF/rstn[1]            |                7 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_27[0] | U1_PCPU/U_RF/AR[0]              |                2 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_4[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                9 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_4[0]  | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                7 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_3[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                9 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_5[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                9 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_5[0]  | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                8 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_15[0] | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                8 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_12[0] | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                3 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_3[0]  | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                6 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_17[0] | U1_PCPU/U_RF/rstn[0]            |                9 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_19[0] | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                5 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_8[0]  | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                9 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_10[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                7 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_16[0] | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                7 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_9[0]  | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                4 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_23[0] | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                5 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_24[0] | U1_PCPU/U_RF/AR[0]              |                7 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_20[0] | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                4 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_6[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                6 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_6[0]  | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                8 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/E[0]              | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                8 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_11[0] | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                3 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_25[0] | U1_PCPU/U_RF/rstn[1]            |                8 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_1[0]  | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                5 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_26[0] | U1_PCPU/U_RF/rstn[1]            |                6 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_21[0] | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                6 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_29[0] | U1_PCPU/U_RF/rstn[1]            |                2 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_7[0]  | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                6 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_23[0] | U1_PCPU/U_RF/AR[0]              |                5 |             10 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_25[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                5 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_25[0] | U1_PCPU/U_RF/rstn[0]            |                8 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_21[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                2 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_21[0] | U1_PCPU/U_RF/rstn[1]            |                5 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_29[0] | U1_PCPU/U_RF/rstn[0]            |                8 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_22[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_27[0] | U1_PCPU/U_RF/rstn[0]            |                2 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_22[0] | U1_PCPU/U_RF/rstn[1]            |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_28[0] | U1_PCPU/ID_EX/rstn_1            |                5 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_28[0] | U1_PCPU/U_RF/rstn[0]            |                2 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_27[0] | U1_PCPU/U_RF/rstn[1]            |                3 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_15[0] | U1_PCPU/U_RF/AR[0]              |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_4[0]  | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                5 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_15[0] | U1_PCPU/U_RF/rstn[0]            |                7 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_8[0]  | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                5 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_8[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_5[0]  | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |               10 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_10[0] | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_10[0] | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                7 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_9[0]  | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                7 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_20[0] | U1_PCPU/U_RF/AR[0]              |                2 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_20[0] | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_12[0] | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                4 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_17[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |               10 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_26[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_17[0] | U1_PCPU/U_RF/rstn[1]            |                7 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_19[0] | U1_PCPU/U_RF/AR[0]              |                5 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_26[0] | U1_PCPU/U_RF/rstn[0]            |               10 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_7[0]  | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                8 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_7[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                5 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_16[0] | U1_PCPU/U_RF/AR[0]              |                2 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_14[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_16[0] | U1_PCPU/U_RF/rstn[0]            |                5 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_14[0] | U1_PCPU/U_RF/rstn[1]            |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_11[0] | U1_PCPU/U_RF/AR[0]              |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_23[0] | U1_PCPU/U_RF/rstn[0]            |                3 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_11[0] | U1_PCPU/U_RF/rf[31][9]_i_1_n_7  |                5 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_2[0]  | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_6[0]  | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_2[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                7 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_18[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                3 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/E[0]              | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/E[0]              | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_18[0] | U1_PCPU/U_RF/rstn[1]            |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_24[0] | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |               10 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_24[0] | U1_PCPU/U_RF/rstn[0]            |                7 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_1[0]  | U1_PCPU/U_RF/rf[31][20]_i_1_n_7 |                4 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_1[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                6 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_13[0] | U1_PCPU/U_RF/rf[27][1]_i_1_n_7  |                7 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_13[0] | U1_PCPU/U_RF/rstn[1]            |                4 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_0[0]  | U1_PCPU/U_RF/rf[28][11]_i_1_n_7 |               11 |             11 |
|  Clk_CPU_BUFG             | U1_PCPU/MEM_WB/out_reg[33]_0[0]  | U1_PCPU/U_RF/rf[31][30]_i_1_n_7 |                7 |             11 |
|  clk_IBUF_BUFG            |                                  | U1_PCPU/MEM_WB/rstn             |                3 |             15 |
| ~Clk_CPU_BUFG             | U1_PCPU/ID_EX/out[63]_i_4__0_0   | U1_PCPU/MEM_WB/rstn_0           |               13 |             32 |
| ~Clk_CPU_BUFG             | U1_PCPU/ID_EX/out[63]_i_4__0_0   | U1_PCPU/U_RF/AR[0]              |               11 |             32 |
|  n_5_1912_BUFG            |                                  |                                 |               20 |             32 |
|  n_0_2039_BUFG            | U4_MIO_BUS/GPIOe0000000_we_OBUF  | U1_PCPU/EX_MEM/rstn             |               16 |             32 |
|  n_0_2039_BUFG            | U9_Counter_x/counter0_Lock_0     | U1_PCPU/ID_EX/rstn              |               13 |             32 |
| ~Clk_CPU_BUFG             |                                  | U1_PCPU/EX_MEM/rstn             |               22 |             32 |
|  clk0_BUFG                | U9_Counter_x/counter0[31]        | U1_PCPU/MEM_WB/rstn             |               10 |             32 |
|  n_4_1465_BUFG            |                                  |                                 |               26 |             32 |
|  n_3_1911_BUFG            |                                  |                                 |               15 |             32 |
|  n_6_1979_BUFG            |                                  |                                 |               18 |             32 |
|  n_2_1953_BUFG            |                                  |                                 |               13 |             32 |
|  n_0_2039_BUFG            | U4_MIO_BUS/GPIOf0000000_we_OBUF  | U1_PCPU/ID_EX/rstn              |               13 |             34 |
| ~Clk_CPU_BUFG             | U1_PCPU/ID_EX/out[63]_i_4__0_0   | U1_PCPU/ID_EX/rstn_1            |                8 |             36 |
|  n_1_1989_BUFG            |                                  | U1_PCPU/EX_MEM/AR[0]            |               12 |             36 |
| ~Clk_CPU_BUFG             |                                  | U1_PCPU/MEM_WB/rstn             |               18 |             39 |
| ~Clk_CPU_BUFG             |                                  | U1_PCPU/ID_EX/rstn              |               19 |             44 |
|  clk_IBUF_BUFG            |                                  | U1_PCPU/EX_MEM/rstn             |               26 |             57 |
| ~Clk_CPU_BUFG             |                                  | U1_PCPU/ID_EX/rstn_1            |               25 |             76 |
| ~Clk_CPU_BUFG             |                                  | U1_PCPU/ID_EX/rstn_0            |               42 |             88 |
| ~Clk_CPU_BUFG             |                                  | U1_PCPU/MEM_WB/rstn_0           |               30 |             91 |
|  n_0_2039_BUFG            |                                  | U1_PCPU/EX_MEM/rstn             |               79 |            238 |
+---------------------------+----------------------------------+---------------------------------+------------------+----------------+


