# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../datapath.srcs/sources_1/new/reg32.vhdl" \
"../../../../datapath.srcs/sim_1/new/reg32_tb.vhdl" \

# Do not sort compile order
nosort
