// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/18/2017 18:28:13"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module g03_lab2 (
	\rand ,
	seed);
output 	[29:0] \rand ;
input 	[31:0] seed;

// Design Ports Information
// rand[29]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[28]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[27]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[26]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[25]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[24]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[23]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[22]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[21]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[20]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[19]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[18]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[17]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[16]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[15]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[14]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[13]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[11]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[10]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[8]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[7]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[6]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[5]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[4]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[3]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[2]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[1]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rand[0]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seed[31]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[30]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[13]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[12]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[11]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[10]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[9]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[8]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[7]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[6]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[5]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[4]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[3]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[2]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[0]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[15]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[29]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[28]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[27]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[26]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[25]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[24]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[23]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[22]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[21]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[20]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[19]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[18]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[17]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[16]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// seed[14]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("g03_lab2_v_fast.sdo");
// synopsys translate_on

wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~15 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~17 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~19 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~21 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~23 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~25 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~27 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~29 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~31 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~33 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~35 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~37 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~39 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~41 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~43_cout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45_cout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~49 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~53 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~57 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~61 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~65 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~69 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~73 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~77 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~81 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~85 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~89 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~93 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~97 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~101 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~103 ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~104_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~102_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~100_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~98_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~96_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~94_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~92_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~90_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~88_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~86_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~84_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~82_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~80_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~78_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~76_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~74_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~72_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~70_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~68_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~66_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~64_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ;
wire \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ;
wire [31:0] \seed~combout ;


// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[13]));
// synopsys translate_off
defparam \seed[13]~I .input_async_reset = "none";
defparam \seed[13]~I .input_power_up = "low";
defparam \seed[13]~I .input_register_mode = "none";
defparam \seed[13]~I .input_sync_reset = "none";
defparam \seed[13]~I .oe_async_reset = "none";
defparam \seed[13]~I .oe_power_up = "low";
defparam \seed[13]~I .oe_register_mode = "none";
defparam \seed[13]~I .oe_sync_reset = "none";
defparam \seed[13]~I .operation_mode = "input";
defparam \seed[13]~I .output_async_reset = "none";
defparam \seed[13]~I .output_power_up = "low";
defparam \seed[13]~I .output_register_mode = "none";
defparam \seed[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[12]));
// synopsys translate_off
defparam \seed[12]~I .input_async_reset = "none";
defparam \seed[12]~I .input_power_up = "low";
defparam \seed[12]~I .input_register_mode = "none";
defparam \seed[12]~I .input_sync_reset = "none";
defparam \seed[12]~I .oe_async_reset = "none";
defparam \seed[12]~I .oe_power_up = "low";
defparam \seed[12]~I .oe_register_mode = "none";
defparam \seed[12]~I .oe_sync_reset = "none";
defparam \seed[12]~I .operation_mode = "input";
defparam \seed[12]~I .output_async_reset = "none";
defparam \seed[12]~I .output_power_up = "low";
defparam \seed[12]~I .output_register_mode = "none";
defparam \seed[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[10]));
// synopsys translate_off
defparam \seed[10]~I .input_async_reset = "none";
defparam \seed[10]~I .input_power_up = "low";
defparam \seed[10]~I .input_register_mode = "none";
defparam \seed[10]~I .input_sync_reset = "none";
defparam \seed[10]~I .oe_async_reset = "none";
defparam \seed[10]~I .oe_power_up = "low";
defparam \seed[10]~I .oe_register_mode = "none";
defparam \seed[10]~I .oe_sync_reset = "none";
defparam \seed[10]~I .operation_mode = "input";
defparam \seed[10]~I .output_async_reset = "none";
defparam \seed[10]~I .output_power_up = "low";
defparam \seed[10]~I .output_register_mode = "none";
defparam \seed[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[8]));
// synopsys translate_off
defparam \seed[8]~I .input_async_reset = "none";
defparam \seed[8]~I .input_power_up = "low";
defparam \seed[8]~I .input_register_mode = "none";
defparam \seed[8]~I .input_sync_reset = "none";
defparam \seed[8]~I .oe_async_reset = "none";
defparam \seed[8]~I .oe_power_up = "low";
defparam \seed[8]~I .oe_register_mode = "none";
defparam \seed[8]~I .oe_sync_reset = "none";
defparam \seed[8]~I .operation_mode = "input";
defparam \seed[8]~I .output_async_reset = "none";
defparam \seed[8]~I .output_power_up = "low";
defparam \seed[8]~I .output_register_mode = "none";
defparam \seed[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[7]));
// synopsys translate_off
defparam \seed[7]~I .input_async_reset = "none";
defparam \seed[7]~I .input_power_up = "low";
defparam \seed[7]~I .input_register_mode = "none";
defparam \seed[7]~I .input_sync_reset = "none";
defparam \seed[7]~I .oe_async_reset = "none";
defparam \seed[7]~I .oe_power_up = "low";
defparam \seed[7]~I .oe_register_mode = "none";
defparam \seed[7]~I .oe_sync_reset = "none";
defparam \seed[7]~I .operation_mode = "input";
defparam \seed[7]~I .output_async_reset = "none";
defparam \seed[7]~I .output_power_up = "low";
defparam \seed[7]~I .output_register_mode = "none";
defparam \seed[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[6]));
// synopsys translate_off
defparam \seed[6]~I .input_async_reset = "none";
defparam \seed[6]~I .input_power_up = "low";
defparam \seed[6]~I .input_register_mode = "none";
defparam \seed[6]~I .input_sync_reset = "none";
defparam \seed[6]~I .oe_async_reset = "none";
defparam \seed[6]~I .oe_power_up = "low";
defparam \seed[6]~I .oe_register_mode = "none";
defparam \seed[6]~I .oe_sync_reset = "none";
defparam \seed[6]~I .operation_mode = "input";
defparam \seed[6]~I .output_async_reset = "none";
defparam \seed[6]~I .output_power_up = "low";
defparam \seed[6]~I .output_register_mode = "none";
defparam \seed[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[5]));
// synopsys translate_off
defparam \seed[5]~I .input_async_reset = "none";
defparam \seed[5]~I .input_power_up = "low";
defparam \seed[5]~I .input_register_mode = "none";
defparam \seed[5]~I .input_sync_reset = "none";
defparam \seed[5]~I .oe_async_reset = "none";
defparam \seed[5]~I .oe_power_up = "low";
defparam \seed[5]~I .oe_register_mode = "none";
defparam \seed[5]~I .oe_sync_reset = "none";
defparam \seed[5]~I .operation_mode = "input";
defparam \seed[5]~I .output_async_reset = "none";
defparam \seed[5]~I .output_power_up = "low";
defparam \seed[5]~I .output_register_mode = "none";
defparam \seed[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[2]));
// synopsys translate_off
defparam \seed[2]~I .input_async_reset = "none";
defparam \seed[2]~I .input_power_up = "low";
defparam \seed[2]~I .input_register_mode = "none";
defparam \seed[2]~I .input_sync_reset = "none";
defparam \seed[2]~I .oe_async_reset = "none";
defparam \seed[2]~I .oe_power_up = "low";
defparam \seed[2]~I .oe_register_mode = "none";
defparam \seed[2]~I .oe_sync_reset = "none";
defparam \seed[2]~I .operation_mode = "input";
defparam \seed[2]~I .output_async_reset = "none";
defparam \seed[2]~I .output_power_up = "low";
defparam \seed[2]~I .output_register_mode = "none";
defparam \seed[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[15]));
// synopsys translate_off
defparam \seed[15]~I .input_async_reset = "none";
defparam \seed[15]~I .input_power_up = "low";
defparam \seed[15]~I .input_register_mode = "none";
defparam \seed[15]~I .input_sync_reset = "none";
defparam \seed[15]~I .oe_async_reset = "none";
defparam \seed[15]~I .oe_power_up = "low";
defparam \seed[15]~I .oe_register_mode = "none";
defparam \seed[15]~I .oe_sync_reset = "none";
defparam \seed[15]~I .operation_mode = "input";
defparam \seed[15]~I .output_async_reset = "none";
defparam \seed[15]~I .output_power_up = "low";
defparam \seed[15]~I .output_register_mode = "none";
defparam \seed[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N2
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  = (\seed~combout [0] & (\seed~combout [15] $ (VCC))) # (!\seed~combout [0] & (\seed~combout [15] & VCC))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~15  = CARRY((\seed~combout [0] & \seed~combout [15]))

	.dataa(\seed~combout [0]),
	.datab(\seed~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14 .lut_mask = 16'h6688;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N4
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  = (\seed~combout [1] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~15 )) # (!\seed~combout [1] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~15 ) # (GND)))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~17  = CARRY((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~15 ) # (!\seed~combout [1]))

	.dataa(\seed~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~15 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16 .lut_mask = 16'h5A5F;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N6
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  = (\seed~combout [2] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~17  $ (GND))) # (!\seed~combout [2] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~17  & VCC))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~19  = CARRY((\seed~combout [2] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~17 ))

	.dataa(vcc),
	.datab(\seed~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~17 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18 .lut_mask = 16'hC30C;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N8
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  = (\seed~combout [3] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~19 )) # (!\seed~combout [3] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~19 ) # (GND)))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~21  = CARRY((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~19 ) # (!\seed~combout [3]))

	.dataa(\seed~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~19 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20 .lut_mask = 16'h5A5F;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N10
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  = (\seed~combout [4] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~21  $ (GND))) # (!\seed~combout [4] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~21  & VCC))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~23  = CARRY((\seed~combout [4] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~21 ))

	.dataa(\seed~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~21 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22 .lut_mask = 16'hA50A;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N12
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  = (\seed~combout [5] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~23 )) # (!\seed~combout [5] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~23 ) # (GND)))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~25  = CARRY((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~23 ) # (!\seed~combout [5]))

	.dataa(vcc),
	.datab(\seed~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~23 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24 .lut_mask = 16'h3C3F;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N14
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout  = (\seed~combout [6] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~25  $ (GND))) # (!\seed~combout [6] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~25  & VCC))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~27  = CARRY((\seed~combout [6] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~25 ))

	.dataa(vcc),
	.datab(\seed~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~25 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26 .lut_mask = 16'hC30C;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N16
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout  = (\seed~combout [7] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~27 )) # (!\seed~combout [7] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~27 ) # (GND)))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~29  = CARRY((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~27 ) # (!\seed~combout [7]))

	.dataa(vcc),
	.datab(\seed~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~27 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28 .lut_mask = 16'h3C3F;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N18
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout  = (\seed~combout [8] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~29  $ (GND))) # (!\seed~combout [8] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~29  & VCC))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~31  = CARRY((\seed~combout [8] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~29 ))

	.dataa(vcc),
	.datab(\seed~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~29 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30 .lut_mask = 16'hC30C;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N20
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout  = (\seed~combout [9] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~31 )) # (!\seed~combout [9] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~31 ) # (GND)))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~33  = CARRY((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~31 ) # (!\seed~combout [9]))

	.dataa(\seed~combout [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~31 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32 .lut_mask = 16'h5A5F;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N22
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout  = (\seed~combout [10] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~33  $ (GND))) # (!\seed~combout [10] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~33  & VCC))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~35  = CARRY((\seed~combout [10] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~33 ))

	.dataa(vcc),
	.datab(\seed~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~33 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34 .lut_mask = 16'hC30C;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N24
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout  = (\seed~combout [11] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~35 )) # (!\seed~combout [11] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~35 ) # (GND)))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~37  = CARRY((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~35 ) # (!\seed~combout [11]))

	.dataa(\seed~combout [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~35 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36 .lut_mask = 16'h5A5F;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N26
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout  = (\seed~combout [12] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~37  $ (GND))) # (!\seed~combout [12] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~37  & VCC))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~39  = CARRY((\seed~combout [12] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~37 ))

	.dataa(vcc),
	.datab(\seed~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~37 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38 .lut_mask = 16'hC30C;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N28
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~40 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout  = (\seed~combout [13] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~39 )) # (!\seed~combout [13] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~39 ) # (GND)))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~41  = CARRY((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~39 ) # (!\seed~combout [13]))

	.dataa(vcc),
	.datab(\seed~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~39 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~40 .lut_mask = 16'h3C3F;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[29]));
// synopsys translate_off
defparam \seed[29]~I .input_async_reset = "none";
defparam \seed[29]~I .input_power_up = "low";
defparam \seed[29]~I .input_register_mode = "none";
defparam \seed[29]~I .input_sync_reset = "none";
defparam \seed[29]~I .oe_async_reset = "none";
defparam \seed[29]~I .oe_power_up = "low";
defparam \seed[29]~I .oe_register_mode = "none";
defparam \seed[29]~I .oe_sync_reset = "none";
defparam \seed[29]~I .operation_mode = "input";
defparam \seed[29]~I .output_async_reset = "none";
defparam \seed[29]~I .output_power_up = "low";
defparam \seed[29]~I .output_register_mode = "none";
defparam \seed[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[28]));
// synopsys translate_off
defparam \seed[28]~I .input_async_reset = "none";
defparam \seed[28]~I .input_power_up = "low";
defparam \seed[28]~I .input_register_mode = "none";
defparam \seed[28]~I .input_sync_reset = "none";
defparam \seed[28]~I .oe_async_reset = "none";
defparam \seed[28]~I .oe_power_up = "low";
defparam \seed[28]~I .oe_register_mode = "none";
defparam \seed[28]~I .oe_sync_reset = "none";
defparam \seed[28]~I .operation_mode = "input";
defparam \seed[28]~I .output_async_reset = "none";
defparam \seed[28]~I .output_power_up = "low";
defparam \seed[28]~I .output_register_mode = "none";
defparam \seed[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[26]));
// synopsys translate_off
defparam \seed[26]~I .input_async_reset = "none";
defparam \seed[26]~I .input_power_up = "low";
defparam \seed[26]~I .input_register_mode = "none";
defparam \seed[26]~I .input_sync_reset = "none";
defparam \seed[26]~I .oe_async_reset = "none";
defparam \seed[26]~I .oe_power_up = "low";
defparam \seed[26]~I .oe_register_mode = "none";
defparam \seed[26]~I .oe_sync_reset = "none";
defparam \seed[26]~I .operation_mode = "input";
defparam \seed[26]~I .output_async_reset = "none";
defparam \seed[26]~I .output_power_up = "low";
defparam \seed[26]~I .output_register_mode = "none";
defparam \seed[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[25]));
// synopsys translate_off
defparam \seed[25]~I .input_async_reset = "none";
defparam \seed[25]~I .input_power_up = "low";
defparam \seed[25]~I .input_register_mode = "none";
defparam \seed[25]~I .input_sync_reset = "none";
defparam \seed[25]~I .oe_async_reset = "none";
defparam \seed[25]~I .oe_power_up = "low";
defparam \seed[25]~I .oe_register_mode = "none";
defparam \seed[25]~I .oe_sync_reset = "none";
defparam \seed[25]~I .operation_mode = "input";
defparam \seed[25]~I .output_async_reset = "none";
defparam \seed[25]~I .output_power_up = "low";
defparam \seed[25]~I .output_register_mode = "none";
defparam \seed[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[23]));
// synopsys translate_off
defparam \seed[23]~I .input_async_reset = "none";
defparam \seed[23]~I .input_power_up = "low";
defparam \seed[23]~I .input_register_mode = "none";
defparam \seed[23]~I .input_sync_reset = "none";
defparam \seed[23]~I .oe_async_reset = "none";
defparam \seed[23]~I .oe_power_up = "low";
defparam \seed[23]~I .oe_register_mode = "none";
defparam \seed[23]~I .oe_sync_reset = "none";
defparam \seed[23]~I .operation_mode = "input";
defparam \seed[23]~I .output_async_reset = "none";
defparam \seed[23]~I .output_power_up = "low";
defparam \seed[23]~I .output_register_mode = "none";
defparam \seed[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[20]));
// synopsys translate_off
defparam \seed[20]~I .input_async_reset = "none";
defparam \seed[20]~I .input_power_up = "low";
defparam \seed[20]~I .input_register_mode = "none";
defparam \seed[20]~I .input_sync_reset = "none";
defparam \seed[20]~I .oe_async_reset = "none";
defparam \seed[20]~I .oe_power_up = "low";
defparam \seed[20]~I .oe_register_mode = "none";
defparam \seed[20]~I .oe_sync_reset = "none";
defparam \seed[20]~I .operation_mode = "input";
defparam \seed[20]~I .output_async_reset = "none";
defparam \seed[20]~I .output_power_up = "low";
defparam \seed[20]~I .output_register_mode = "none";
defparam \seed[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[18]));
// synopsys translate_off
defparam \seed[18]~I .input_async_reset = "none";
defparam \seed[18]~I .input_power_up = "low";
defparam \seed[18]~I .input_register_mode = "none";
defparam \seed[18]~I .input_sync_reset = "none";
defparam \seed[18]~I .oe_async_reset = "none";
defparam \seed[18]~I .oe_power_up = "low";
defparam \seed[18]~I .oe_register_mode = "none";
defparam \seed[18]~I .oe_sync_reset = "none";
defparam \seed[18]~I .operation_mode = "input";
defparam \seed[18]~I .output_async_reset = "none";
defparam \seed[18]~I .output_power_up = "low";
defparam \seed[18]~I .output_register_mode = "none";
defparam \seed[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[11]));
// synopsys translate_off
defparam \seed[11]~I .input_async_reset = "none";
defparam \seed[11]~I .input_power_up = "low";
defparam \seed[11]~I .input_register_mode = "none";
defparam \seed[11]~I .input_sync_reset = "none";
defparam \seed[11]~I .oe_async_reset = "none";
defparam \seed[11]~I .oe_power_up = "low";
defparam \seed[11]~I .oe_register_mode = "none";
defparam \seed[11]~I .oe_sync_reset = "none";
defparam \seed[11]~I .operation_mode = "input";
defparam \seed[11]~I .output_async_reset = "none";
defparam \seed[11]~I .output_power_up = "low";
defparam \seed[11]~I .output_register_mode = "none";
defparam \seed[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[3]));
// synopsys translate_off
defparam \seed[3]~I .input_async_reset = "none";
defparam \seed[3]~I .input_power_up = "low";
defparam \seed[3]~I .input_register_mode = "none";
defparam \seed[3]~I .input_sync_reset = "none";
defparam \seed[3]~I .oe_async_reset = "none";
defparam \seed[3]~I .oe_power_up = "low";
defparam \seed[3]~I .oe_register_mode = "none";
defparam \seed[3]~I .oe_sync_reset = "none";
defparam \seed[3]~I .operation_mode = "input";
defparam \seed[3]~I .output_async_reset = "none";
defparam \seed[3]~I .output_power_up = "low";
defparam \seed[3]~I .output_register_mode = "none";
defparam \seed[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[1]));
// synopsys translate_off
defparam \seed[1]~I .input_async_reset = "none";
defparam \seed[1]~I .input_power_up = "low";
defparam \seed[1]~I .input_register_mode = "none";
defparam \seed[1]~I .input_sync_reset = "none";
defparam \seed[1]~I .oe_async_reset = "none";
defparam \seed[1]~I .oe_power_up = "low";
defparam \seed[1]~I .oe_register_mode = "none";
defparam \seed[1]~I .oe_sync_reset = "none";
defparam \seed[1]~I .operation_mode = "input";
defparam \seed[1]~I .output_async_reset = "none";
defparam \seed[1]~I .output_power_up = "low";
defparam \seed[1]~I .output_register_mode = "none";
defparam \seed[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[14]));
// synopsys translate_off
defparam \seed[14]~I .input_async_reset = "none";
defparam \seed[14]~I .input_power_up = "low";
defparam \seed[14]~I .input_register_mode = "none";
defparam \seed[14]~I .input_sync_reset = "none";
defparam \seed[14]~I .oe_async_reset = "none";
defparam \seed[14]~I .oe_power_up = "low";
defparam \seed[14]~I .oe_register_mode = "none";
defparam \seed[14]~I .oe_sync_reset = "none";
defparam \seed[14]~I .operation_mode = "input";
defparam \seed[14]~I .output_async_reset = "none";
defparam \seed[14]~I .output_power_up = "low";
defparam \seed[14]~I .output_register_mode = "none";
defparam \seed[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N30
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~43 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~43_cout  = CARRY((\seed~combout [14] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~41 ))

	.dataa(vcc),
	.datab(\seed~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~41 ),
	.combout(),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~43_cout ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~43 .lut_mask = 16'h000C;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N0
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45_cout  = CARRY((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~43_cout ) # (!\seed~combout [15]))

	.dataa(vcc),
	.datab(\seed~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~43_cout ),
	.combout(),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45_cout ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45 .lut_mask = 16'h003F;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N2
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~46 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout  = (\seed~combout [0] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45_cout  $ (GND))) # (!\seed~combout [0] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45_cout  & VCC))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47  = CARRY((\seed~combout [0] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45_cout ))

	.dataa(\seed~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~45_cout ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~46 .lut_mask = 16'hA50A;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N4
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~48 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout  = (\seed~combout [0] & ((\seed~combout [1] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47  & VCC)) # (!\seed~combout [1] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47 
// )))) # (!\seed~combout [0] & ((\seed~combout [1] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47 )) # (!\seed~combout [1] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~49  = CARRY((\seed~combout [0] & (!\seed~combout [1] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47 )) # (!\seed~combout [0] & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47 ) # 
// (!\seed~combout [1]))))

	.dataa(\seed~combout [0]),
	.datab(\seed~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~47 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~48 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N6
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~50 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout  = ((\seed~combout [2] $ (\seed~combout [1] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~49 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51  = CARRY((\seed~combout [2] & ((\seed~combout [1]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~49 ))) # (!\seed~combout [2] & (\seed~combout [1] & 
// !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~49 )))

	.dataa(\seed~combout [2]),
	.datab(\seed~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~49 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~50 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N8
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~52 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout  = (\seed~combout [2] & ((\seed~combout [3] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51  & VCC)) # (!\seed~combout [3] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51 
// )))) # (!\seed~combout [2] & ((\seed~combout [3] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51 )) # (!\seed~combout [3] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~53  = CARRY((\seed~combout [2] & (!\seed~combout [3] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51 )) # (!\seed~combout [2] & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51 ) # 
// (!\seed~combout [3]))))

	.dataa(\seed~combout [2]),
	.datab(\seed~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~51 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~52 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N10
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~54 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout  = ((\seed~combout [4] $ (\seed~combout [3] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~53 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55  = CARRY((\seed~combout [4] & ((\seed~combout [3]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~53 ))) # (!\seed~combout [4] & (\seed~combout [3] & 
// !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~53 )))

	.dataa(\seed~combout [4]),
	.datab(\seed~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~53 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~54 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N12
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~56 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout  = (\seed~combout [4] & ((\seed~combout [5] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55  & VCC)) # (!\seed~combout [5] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55 
// )))) # (!\seed~combout [4] & ((\seed~combout [5] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55 )) # (!\seed~combout [5] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~57  = CARRY((\seed~combout [4] & (!\seed~combout [5] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55 )) # (!\seed~combout [4] & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55 ) # 
// (!\seed~combout [5]))))

	.dataa(\seed~combout [4]),
	.datab(\seed~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~55 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~56 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N14
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~58 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout  = ((\seed~combout [6] $ (\seed~combout [5] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~57 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59  = CARRY((\seed~combout [6] & ((\seed~combout [5]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~57 ))) # (!\seed~combout [6] & (\seed~combout [5] & 
// !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~57 )))

	.dataa(\seed~combout [6]),
	.datab(\seed~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~57 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~58 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N16
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~60 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout  = (\seed~combout [7] & ((\seed~combout [6] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59  & VCC)) # (!\seed~combout [6] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59 
// )))) # (!\seed~combout [7] & ((\seed~combout [6] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59 )) # (!\seed~combout [6] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~61  = CARRY((\seed~combout [7] & (!\seed~combout [6] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59 )) # (!\seed~combout [7] & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59 ) # 
// (!\seed~combout [6]))))

	.dataa(\seed~combout [7]),
	.datab(\seed~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~59 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~61 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~60 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N18
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~62 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout  = ((\seed~combout [7] $ (\seed~combout [8] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~61 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63  = CARRY((\seed~combout [7] & ((\seed~combout [8]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~61 ))) # (!\seed~combout [7] & (\seed~combout [8] & 
// !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~61 )))

	.dataa(\seed~combout [7]),
	.datab(\seed~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~61 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~62 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N20
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~64 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~64_combout  = (\seed~combout [9] & ((\seed~combout [8] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63  & VCC)) # (!\seed~combout [8] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63 
// )))) # (!\seed~combout [9] & ((\seed~combout [8] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63 )) # (!\seed~combout [8] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~65  = CARRY((\seed~combout [9] & (!\seed~combout [8] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63 )) # (!\seed~combout [9] & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63 ) # 
// (!\seed~combout [8]))))

	.dataa(\seed~combout [9]),
	.datab(\seed~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~63 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~64_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~65 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~64 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N22
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~66 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~66_combout  = ((\seed~combout [9] $ (\seed~combout [10] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~65 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67  = CARRY((\seed~combout [9] & ((\seed~combout [10]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~65 ))) # (!\seed~combout [9] & (\seed~combout [10] & 
// !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~65 )))

	.dataa(\seed~combout [9]),
	.datab(\seed~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~65 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~66_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~66 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N24
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~68 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~68_combout  = (\seed~combout [11] & ((\seed~combout [10] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67  & VCC)) # (!\seed~combout [10] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67 
// )))) # (!\seed~combout [11] & ((\seed~combout [10] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67 )) # (!\seed~combout [10] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~69  = CARRY((\seed~combout [11] & (!\seed~combout [10] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67 )) # (!\seed~combout [11] & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67 ) # 
// (!\seed~combout [10]))))

	.dataa(\seed~combout [11]),
	.datab(\seed~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~67 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~68_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~69 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~68 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N26
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~70 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~70_combout  = ((\seed~combout [12] $ (\seed~combout [11] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~69 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71  = CARRY((\seed~combout [12] & ((\seed~combout [11]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~69 ))) # (!\seed~combout [12] & (\seed~combout [11] & 
// !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~69 )))

	.dataa(\seed~combout [12]),
	.datab(\seed~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~69 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~70_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~70 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N28
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~72 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~72_combout  = (\seed~combout [12] & ((\seed~combout [13] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71  & VCC)) # (!\seed~combout [13] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71 
// )))) # (!\seed~combout [12] & ((\seed~combout [13] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71 )) # (!\seed~combout [13] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~73  = CARRY((\seed~combout [12] & (!\seed~combout [13] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71 )) # (!\seed~combout [12] & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71 ) # 
// (!\seed~combout [13]))))

	.dataa(\seed~combout [12]),
	.datab(\seed~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~71 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~72_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~73 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~72 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N30
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~74 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~74_combout  = ((\seed~combout [14] $ (\seed~combout [13] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~73 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75  = CARRY((\seed~combout [14] & ((\seed~combout [13]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~73 ))) # (!\seed~combout [14] & (\seed~combout [13] & 
// !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~73 )))

	.dataa(\seed~combout [14]),
	.datab(\seed~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~73 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~74_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~74 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N0
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~76 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~76_combout  = (\seed~combout [14] & ((\seed~combout [15] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75  & VCC)) # (!\seed~combout [15] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75 
// )))) # (!\seed~combout [14] & ((\seed~combout [15] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75 )) # (!\seed~combout [15] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~77  = CARRY((\seed~combout [14] & (!\seed~combout [15] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75 )) # (!\seed~combout [14] & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75 ) # 
// (!\seed~combout [15]))))

	.dataa(\seed~combout [14]),
	.datab(\seed~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~75 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~76_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~77 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~76 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N2
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~78 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~78_combout  = ((\seed~combout [16] $ (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~77 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79  = CARRY((\seed~combout [16] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~77 ))) # (!\seed~combout [16] & 
// (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~77 )))

	.dataa(\seed~combout [16]),
	.datab(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~77 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~78_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~78 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N4
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~80 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~80_combout  = (\seed~combout [17] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79  & VCC)) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79 )))) # (!\seed~combout [17] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79 )) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~81  = CARRY((\seed~combout [17] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79 )) # (!\seed~combout [17] & 
// ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79 ) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ))))

	.dataa(\seed~combout [17]),
	.datab(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~79 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~80_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~81 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~80 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N6
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~82 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~82_combout  = ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  $ (\seed~combout [18] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~81 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83  = CARRY((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  & ((\seed~combout [18]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~81 ))) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  & (\seed~combout [18] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~81 )))

	.dataa(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ),
	.datab(\seed~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~81 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~82_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~82 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N8
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~84 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~84_combout  = (\seed~combout [19] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83  & VCC)) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83 )))) # (!\seed~combout [19] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83 )) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~85  = CARRY((\seed~combout [19] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83 )) # (!\seed~combout [19] & 
// ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83 ) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ))))

	.dataa(\seed~combout [19]),
	.datab(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~83 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~84_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~85 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~84 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N10
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~86 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~86_combout  = ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  $ (\seed~combout [20] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~85 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87  = CARRY((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  & ((\seed~combout [20]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~85 ))) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  & (\seed~combout [20] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~85 )))

	.dataa(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ),
	.datab(\seed~combout [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~85 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~86_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~86 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N12
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~88 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~88_combout  = (\seed~combout [21] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87  & VCC)) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87 )))) # (!\seed~combout [21] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87 )) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~89  = CARRY((\seed~combout [21] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87 )) # (!\seed~combout [21] & 
// ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87 ) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ))))

	.dataa(\seed~combout [21]),
	.datab(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~87 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~88_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~89 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~88 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N14
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~90 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~90_combout  = ((\seed~combout [22] $ (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout  $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~89 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91  = CARRY((\seed~combout [22] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~89 ))) # (!\seed~combout [22] & 
// (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout  & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~89 )))

	.dataa(\seed~combout [22]),
	.datab(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~89 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~90_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~90 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N16
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~92 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~92_combout  = (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout  & ((\seed~combout [23] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91  & VCC)) # (!\seed~combout [23] & 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91 )))) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout  & ((\seed~combout [23] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91 )) # (!\seed~combout [23] & 
// ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~93  = CARRY((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout  & (!\seed~combout [23] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91 )) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout  & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91 ) # (!\seed~combout [23]))))

	.dataa(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ),
	.datab(\seed~combout [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~91 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~92_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~93 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~92 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N18
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~94 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~94_combout  = ((\seed~combout [24] $ (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout  $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~93 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95  = CARRY((\seed~combout [24] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~93 ))) # (!\seed~combout [24] & 
// (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout  & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~93 )))

	.dataa(\seed~combout [24]),
	.datab(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~93 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~94_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~94 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N20
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~96 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~96_combout  = (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout  & ((\seed~combout [25] & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95  & VCC)) # (!\seed~combout [25] & 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95 )))) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout  & ((\seed~combout [25] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95 )) # (!\seed~combout [25] & 
// ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~97  = CARRY((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout  & (!\seed~combout [25] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95 )) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout  & ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95 ) # (!\seed~combout [25]))))

	.dataa(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ),
	.datab(\seed~combout [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~95 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~96_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~97 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~96 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N22
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~98 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~98_combout  = ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout  $ (\seed~combout [26] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~97 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99  = CARRY((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout  & ((\seed~combout [26]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~97 ))) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout  & (\seed~combout [26] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~97 )))

	.dataa(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ),
	.datab(\seed~combout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~97 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~98_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~98 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N24
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~100 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~100_combout  = (\seed~combout [27] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout  & (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99  & VCC)) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout  & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99 )))) # (!\seed~combout [27] & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout  & 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99 )) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout  & ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99 ) # (GND)))))
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~101  = CARRY((\seed~combout [27] & (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout  & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99 )) # (!\seed~combout [27] & 
// ((!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99 ) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ))))

	.dataa(\seed~combout [27]),
	.datab(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~99 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~100_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~101 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~100 .lut_mask = 16'h9617;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N26
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~102 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~102_combout  = ((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout  $ (\seed~combout [28] $ (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~101 )))) # (GND)
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~103  = CARRY((\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout  & ((\seed~combout [28]) # (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~101 ))) # 
// (!\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout  & (\seed~combout [28] & !\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~101 )))

	.dataa(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ),
	.datab(\seed~combout [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~101 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~102_combout ),
	.cout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~103 ));
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~102 .lut_mask = 16'h698E;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N28
cycloneii_lcell_comb \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~104 (
// Equation(s):
// \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~104_combout  = \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout  $ (\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~103  $ (\seed~combout [29]))

	.dataa(vcc),
	.datab(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ),
	.datac(vcc),
	.datad(\seed~combout [29]),
	.cin(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~103 ),
	.combout(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~104 .lut_mask = 16'hC33C;
defparam \inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[27]));
// synopsys translate_off
defparam \seed[27]~I .input_async_reset = "none";
defparam \seed[27]~I .input_power_up = "low";
defparam \seed[27]~I .input_register_mode = "none";
defparam \seed[27]~I .input_sync_reset = "none";
defparam \seed[27]~I .oe_async_reset = "none";
defparam \seed[27]~I .oe_power_up = "low";
defparam \seed[27]~I .oe_register_mode = "none";
defparam \seed[27]~I .oe_sync_reset = "none";
defparam \seed[27]~I .operation_mode = "input";
defparam \seed[27]~I .output_async_reset = "none";
defparam \seed[27]~I .output_power_up = "low";
defparam \seed[27]~I .output_register_mode = "none";
defparam \seed[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[24]));
// synopsys translate_off
defparam \seed[24]~I .input_async_reset = "none";
defparam \seed[24]~I .input_power_up = "low";
defparam \seed[24]~I .input_register_mode = "none";
defparam \seed[24]~I .input_sync_reset = "none";
defparam \seed[24]~I .oe_async_reset = "none";
defparam \seed[24]~I .oe_power_up = "low";
defparam \seed[24]~I .oe_register_mode = "none";
defparam \seed[24]~I .oe_sync_reset = "none";
defparam \seed[24]~I .operation_mode = "input";
defparam \seed[24]~I .output_async_reset = "none";
defparam \seed[24]~I .output_power_up = "low";
defparam \seed[24]~I .output_register_mode = "none";
defparam \seed[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[22]));
// synopsys translate_off
defparam \seed[22]~I .input_async_reset = "none";
defparam \seed[22]~I .input_power_up = "low";
defparam \seed[22]~I .input_register_mode = "none";
defparam \seed[22]~I .input_sync_reset = "none";
defparam \seed[22]~I .oe_async_reset = "none";
defparam \seed[22]~I .oe_power_up = "low";
defparam \seed[22]~I .oe_register_mode = "none";
defparam \seed[22]~I .oe_sync_reset = "none";
defparam \seed[22]~I .operation_mode = "input";
defparam \seed[22]~I .output_async_reset = "none";
defparam \seed[22]~I .output_power_up = "low";
defparam \seed[22]~I .output_register_mode = "none";
defparam \seed[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[21]));
// synopsys translate_off
defparam \seed[21]~I .input_async_reset = "none";
defparam \seed[21]~I .input_power_up = "low";
defparam \seed[21]~I .input_register_mode = "none";
defparam \seed[21]~I .input_sync_reset = "none";
defparam \seed[21]~I .oe_async_reset = "none";
defparam \seed[21]~I .oe_power_up = "low";
defparam \seed[21]~I .oe_register_mode = "none";
defparam \seed[21]~I .oe_sync_reset = "none";
defparam \seed[21]~I .operation_mode = "input";
defparam \seed[21]~I .output_async_reset = "none";
defparam \seed[21]~I .output_power_up = "low";
defparam \seed[21]~I .output_register_mode = "none";
defparam \seed[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[19]));
// synopsys translate_off
defparam \seed[19]~I .input_async_reset = "none";
defparam \seed[19]~I .input_power_up = "low";
defparam \seed[19]~I .input_register_mode = "none";
defparam \seed[19]~I .input_sync_reset = "none";
defparam \seed[19]~I .oe_async_reset = "none";
defparam \seed[19]~I .oe_power_up = "low";
defparam \seed[19]~I .oe_register_mode = "none";
defparam \seed[19]~I .oe_sync_reset = "none";
defparam \seed[19]~I .operation_mode = "input";
defparam \seed[19]~I .output_async_reset = "none";
defparam \seed[19]~I .output_power_up = "low";
defparam \seed[19]~I .output_register_mode = "none";
defparam \seed[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[17]));
// synopsys translate_off
defparam \seed[17]~I .input_async_reset = "none";
defparam \seed[17]~I .input_power_up = "low";
defparam \seed[17]~I .input_register_mode = "none";
defparam \seed[17]~I .input_sync_reset = "none";
defparam \seed[17]~I .oe_async_reset = "none";
defparam \seed[17]~I .oe_power_up = "low";
defparam \seed[17]~I .oe_register_mode = "none";
defparam \seed[17]~I .oe_sync_reset = "none";
defparam \seed[17]~I .operation_mode = "input";
defparam \seed[17]~I .output_async_reset = "none";
defparam \seed[17]~I .output_power_up = "low";
defparam \seed[17]~I .output_register_mode = "none";
defparam \seed[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[16]));
// synopsys translate_off
defparam \seed[16]~I .input_async_reset = "none";
defparam \seed[16]~I .input_power_up = "low";
defparam \seed[16]~I .input_register_mode = "none";
defparam \seed[16]~I .input_sync_reset = "none";
defparam \seed[16]~I .oe_async_reset = "none";
defparam \seed[16]~I .oe_power_up = "low";
defparam \seed[16]~I .oe_register_mode = "none";
defparam \seed[16]~I .oe_sync_reset = "none";
defparam \seed[16]~I .operation_mode = "input";
defparam \seed[16]~I .output_async_reset = "none";
defparam \seed[16]~I .output_power_up = "low";
defparam \seed[16]~I .output_register_mode = "none";
defparam \seed[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[9]));
// synopsys translate_off
defparam \seed[9]~I .input_async_reset = "none";
defparam \seed[9]~I .input_power_up = "low";
defparam \seed[9]~I .input_register_mode = "none";
defparam \seed[9]~I .input_sync_reset = "none";
defparam \seed[9]~I .oe_async_reset = "none";
defparam \seed[9]~I .oe_power_up = "low";
defparam \seed[9]~I .oe_register_mode = "none";
defparam \seed[9]~I .oe_sync_reset = "none";
defparam \seed[9]~I .operation_mode = "input";
defparam \seed[9]~I .output_async_reset = "none";
defparam \seed[9]~I .output_power_up = "low";
defparam \seed[9]~I .output_register_mode = "none";
defparam \seed[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[4]));
// synopsys translate_off
defparam \seed[4]~I .input_async_reset = "none";
defparam \seed[4]~I .input_power_up = "low";
defparam \seed[4]~I .input_register_mode = "none";
defparam \seed[4]~I .input_sync_reset = "none";
defparam \seed[4]~I .oe_async_reset = "none";
defparam \seed[4]~I .oe_power_up = "low";
defparam \seed[4]~I .oe_register_mode = "none";
defparam \seed[4]~I .oe_sync_reset = "none";
defparam \seed[4]~I .operation_mode = "input";
defparam \seed[4]~I .output_async_reset = "none";
defparam \seed[4]~I .output_power_up = "low";
defparam \seed[4]~I .output_register_mode = "none";
defparam \seed[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\seed~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[0]));
// synopsys translate_off
defparam \seed[0]~I .input_async_reset = "none";
defparam \seed[0]~I .input_power_up = "low";
defparam \seed[0]~I .input_register_mode = "none";
defparam \seed[0]~I .input_sync_reset = "none";
defparam \seed[0]~I .oe_async_reset = "none";
defparam \seed[0]~I .oe_power_up = "low";
defparam \seed[0]~I .oe_register_mode = "none";
defparam \seed[0]~I .oe_sync_reset = "none";
defparam \seed[0]~I .operation_mode = "input";
defparam \seed[0]~I .output_async_reset = "none";
defparam \seed[0]~I .output_power_up = "low";
defparam \seed[0]~I .output_register_mode = "none";
defparam \seed[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[29]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~104_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [29]));
// synopsys translate_off
defparam \rand[29]~I .input_async_reset = "none";
defparam \rand[29]~I .input_power_up = "low";
defparam \rand[29]~I .input_register_mode = "none";
defparam \rand[29]~I .input_sync_reset = "none";
defparam \rand[29]~I .oe_async_reset = "none";
defparam \rand[29]~I .oe_power_up = "low";
defparam \rand[29]~I .oe_register_mode = "none";
defparam \rand[29]~I .oe_sync_reset = "none";
defparam \rand[29]~I .operation_mode = "output";
defparam \rand[29]~I .output_async_reset = "none";
defparam \rand[29]~I .output_power_up = "low";
defparam \rand[29]~I .output_register_mode = "none";
defparam \rand[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[28]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~102_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [28]));
// synopsys translate_off
defparam \rand[28]~I .input_async_reset = "none";
defparam \rand[28]~I .input_power_up = "low";
defparam \rand[28]~I .input_register_mode = "none";
defparam \rand[28]~I .input_sync_reset = "none";
defparam \rand[28]~I .oe_async_reset = "none";
defparam \rand[28]~I .oe_power_up = "low";
defparam \rand[28]~I .oe_register_mode = "none";
defparam \rand[28]~I .oe_sync_reset = "none";
defparam \rand[28]~I .operation_mode = "output";
defparam \rand[28]~I .output_async_reset = "none";
defparam \rand[28]~I .output_power_up = "low";
defparam \rand[28]~I .output_register_mode = "none";
defparam \rand[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[27]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~100_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [27]));
// synopsys translate_off
defparam \rand[27]~I .input_async_reset = "none";
defparam \rand[27]~I .input_power_up = "low";
defparam \rand[27]~I .input_register_mode = "none";
defparam \rand[27]~I .input_sync_reset = "none";
defparam \rand[27]~I .oe_async_reset = "none";
defparam \rand[27]~I .oe_power_up = "low";
defparam \rand[27]~I .oe_register_mode = "none";
defparam \rand[27]~I .oe_sync_reset = "none";
defparam \rand[27]~I .operation_mode = "output";
defparam \rand[27]~I .output_async_reset = "none";
defparam \rand[27]~I .output_power_up = "low";
defparam \rand[27]~I .output_register_mode = "none";
defparam \rand[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[26]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~98_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [26]));
// synopsys translate_off
defparam \rand[26]~I .input_async_reset = "none";
defparam \rand[26]~I .input_power_up = "low";
defparam \rand[26]~I .input_register_mode = "none";
defparam \rand[26]~I .input_sync_reset = "none";
defparam \rand[26]~I .oe_async_reset = "none";
defparam \rand[26]~I .oe_power_up = "low";
defparam \rand[26]~I .oe_register_mode = "none";
defparam \rand[26]~I .oe_sync_reset = "none";
defparam \rand[26]~I .operation_mode = "output";
defparam \rand[26]~I .output_async_reset = "none";
defparam \rand[26]~I .output_power_up = "low";
defparam \rand[26]~I .output_register_mode = "none";
defparam \rand[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[25]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~96_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [25]));
// synopsys translate_off
defparam \rand[25]~I .input_async_reset = "none";
defparam \rand[25]~I .input_power_up = "low";
defparam \rand[25]~I .input_register_mode = "none";
defparam \rand[25]~I .input_sync_reset = "none";
defparam \rand[25]~I .oe_async_reset = "none";
defparam \rand[25]~I .oe_power_up = "low";
defparam \rand[25]~I .oe_register_mode = "none";
defparam \rand[25]~I .oe_sync_reset = "none";
defparam \rand[25]~I .operation_mode = "output";
defparam \rand[25]~I .output_async_reset = "none";
defparam \rand[25]~I .output_power_up = "low";
defparam \rand[25]~I .output_register_mode = "none";
defparam \rand[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[24]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~94_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [24]));
// synopsys translate_off
defparam \rand[24]~I .input_async_reset = "none";
defparam \rand[24]~I .input_power_up = "low";
defparam \rand[24]~I .input_register_mode = "none";
defparam \rand[24]~I .input_sync_reset = "none";
defparam \rand[24]~I .oe_async_reset = "none";
defparam \rand[24]~I .oe_power_up = "low";
defparam \rand[24]~I .oe_register_mode = "none";
defparam \rand[24]~I .oe_sync_reset = "none";
defparam \rand[24]~I .operation_mode = "output";
defparam \rand[24]~I .output_async_reset = "none";
defparam \rand[24]~I .output_power_up = "low";
defparam \rand[24]~I .output_register_mode = "none";
defparam \rand[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[23]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~92_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [23]));
// synopsys translate_off
defparam \rand[23]~I .input_async_reset = "none";
defparam \rand[23]~I .input_power_up = "low";
defparam \rand[23]~I .input_register_mode = "none";
defparam \rand[23]~I .input_sync_reset = "none";
defparam \rand[23]~I .oe_async_reset = "none";
defparam \rand[23]~I .oe_power_up = "low";
defparam \rand[23]~I .oe_register_mode = "none";
defparam \rand[23]~I .oe_sync_reset = "none";
defparam \rand[23]~I .operation_mode = "output";
defparam \rand[23]~I .output_async_reset = "none";
defparam \rand[23]~I .output_power_up = "low";
defparam \rand[23]~I .output_register_mode = "none";
defparam \rand[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[22]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~90_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [22]));
// synopsys translate_off
defparam \rand[22]~I .input_async_reset = "none";
defparam \rand[22]~I .input_power_up = "low";
defparam \rand[22]~I .input_register_mode = "none";
defparam \rand[22]~I .input_sync_reset = "none";
defparam \rand[22]~I .oe_async_reset = "none";
defparam \rand[22]~I .oe_power_up = "low";
defparam \rand[22]~I .oe_register_mode = "none";
defparam \rand[22]~I .oe_sync_reset = "none";
defparam \rand[22]~I .operation_mode = "output";
defparam \rand[22]~I .output_async_reset = "none";
defparam \rand[22]~I .output_power_up = "low";
defparam \rand[22]~I .output_register_mode = "none";
defparam \rand[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[21]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~88_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [21]));
// synopsys translate_off
defparam \rand[21]~I .input_async_reset = "none";
defparam \rand[21]~I .input_power_up = "low";
defparam \rand[21]~I .input_register_mode = "none";
defparam \rand[21]~I .input_sync_reset = "none";
defparam \rand[21]~I .oe_async_reset = "none";
defparam \rand[21]~I .oe_power_up = "low";
defparam \rand[21]~I .oe_register_mode = "none";
defparam \rand[21]~I .oe_sync_reset = "none";
defparam \rand[21]~I .operation_mode = "output";
defparam \rand[21]~I .output_async_reset = "none";
defparam \rand[21]~I .output_power_up = "low";
defparam \rand[21]~I .output_register_mode = "none";
defparam \rand[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[20]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~86_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [20]));
// synopsys translate_off
defparam \rand[20]~I .input_async_reset = "none";
defparam \rand[20]~I .input_power_up = "low";
defparam \rand[20]~I .input_register_mode = "none";
defparam \rand[20]~I .input_sync_reset = "none";
defparam \rand[20]~I .oe_async_reset = "none";
defparam \rand[20]~I .oe_power_up = "low";
defparam \rand[20]~I .oe_register_mode = "none";
defparam \rand[20]~I .oe_sync_reset = "none";
defparam \rand[20]~I .operation_mode = "output";
defparam \rand[20]~I .output_async_reset = "none";
defparam \rand[20]~I .output_power_up = "low";
defparam \rand[20]~I .output_register_mode = "none";
defparam \rand[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[19]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~84_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [19]));
// synopsys translate_off
defparam \rand[19]~I .input_async_reset = "none";
defparam \rand[19]~I .input_power_up = "low";
defparam \rand[19]~I .input_register_mode = "none";
defparam \rand[19]~I .input_sync_reset = "none";
defparam \rand[19]~I .oe_async_reset = "none";
defparam \rand[19]~I .oe_power_up = "low";
defparam \rand[19]~I .oe_register_mode = "none";
defparam \rand[19]~I .oe_sync_reset = "none";
defparam \rand[19]~I .operation_mode = "output";
defparam \rand[19]~I .output_async_reset = "none";
defparam \rand[19]~I .output_power_up = "low";
defparam \rand[19]~I .output_register_mode = "none";
defparam \rand[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[18]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [18]));
// synopsys translate_off
defparam \rand[18]~I .input_async_reset = "none";
defparam \rand[18]~I .input_power_up = "low";
defparam \rand[18]~I .input_register_mode = "none";
defparam \rand[18]~I .input_sync_reset = "none";
defparam \rand[18]~I .oe_async_reset = "none";
defparam \rand[18]~I .oe_power_up = "low";
defparam \rand[18]~I .oe_register_mode = "none";
defparam \rand[18]~I .oe_sync_reset = "none";
defparam \rand[18]~I .operation_mode = "output";
defparam \rand[18]~I .output_async_reset = "none";
defparam \rand[18]~I .output_power_up = "low";
defparam \rand[18]~I .output_register_mode = "none";
defparam \rand[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[17]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~80_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [17]));
// synopsys translate_off
defparam \rand[17]~I .input_async_reset = "none";
defparam \rand[17]~I .input_power_up = "low";
defparam \rand[17]~I .input_register_mode = "none";
defparam \rand[17]~I .input_sync_reset = "none";
defparam \rand[17]~I .oe_async_reset = "none";
defparam \rand[17]~I .oe_power_up = "low";
defparam \rand[17]~I .oe_register_mode = "none";
defparam \rand[17]~I .oe_sync_reset = "none";
defparam \rand[17]~I .operation_mode = "output";
defparam \rand[17]~I .output_async_reset = "none";
defparam \rand[17]~I .output_power_up = "low";
defparam \rand[17]~I .output_register_mode = "none";
defparam \rand[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[16]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~78_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [16]));
// synopsys translate_off
defparam \rand[16]~I .input_async_reset = "none";
defparam \rand[16]~I .input_power_up = "low";
defparam \rand[16]~I .input_register_mode = "none";
defparam \rand[16]~I .input_sync_reset = "none";
defparam \rand[16]~I .oe_async_reset = "none";
defparam \rand[16]~I .oe_power_up = "low";
defparam \rand[16]~I .oe_register_mode = "none";
defparam \rand[16]~I .oe_sync_reset = "none";
defparam \rand[16]~I .operation_mode = "output";
defparam \rand[16]~I .output_async_reset = "none";
defparam \rand[16]~I .output_power_up = "low";
defparam \rand[16]~I .output_register_mode = "none";
defparam \rand[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[15]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [15]));
// synopsys translate_off
defparam \rand[15]~I .input_async_reset = "none";
defparam \rand[15]~I .input_power_up = "low";
defparam \rand[15]~I .input_register_mode = "none";
defparam \rand[15]~I .input_sync_reset = "none";
defparam \rand[15]~I .oe_async_reset = "none";
defparam \rand[15]~I .oe_power_up = "low";
defparam \rand[15]~I .oe_register_mode = "none";
defparam \rand[15]~I .oe_sync_reset = "none";
defparam \rand[15]~I .operation_mode = "output";
defparam \rand[15]~I .output_async_reset = "none";
defparam \rand[15]~I .output_power_up = "low";
defparam \rand[15]~I .output_register_mode = "none";
defparam \rand[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[14]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~74_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [14]));
// synopsys translate_off
defparam \rand[14]~I .input_async_reset = "none";
defparam \rand[14]~I .input_power_up = "low";
defparam \rand[14]~I .input_register_mode = "none";
defparam \rand[14]~I .input_sync_reset = "none";
defparam \rand[14]~I .oe_async_reset = "none";
defparam \rand[14]~I .oe_power_up = "low";
defparam \rand[14]~I .oe_register_mode = "none";
defparam \rand[14]~I .oe_sync_reset = "none";
defparam \rand[14]~I .operation_mode = "output";
defparam \rand[14]~I .output_async_reset = "none";
defparam \rand[14]~I .output_power_up = "low";
defparam \rand[14]~I .output_register_mode = "none";
defparam \rand[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[13]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~72_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [13]));
// synopsys translate_off
defparam \rand[13]~I .input_async_reset = "none";
defparam \rand[13]~I .input_power_up = "low";
defparam \rand[13]~I .input_register_mode = "none";
defparam \rand[13]~I .input_sync_reset = "none";
defparam \rand[13]~I .oe_async_reset = "none";
defparam \rand[13]~I .oe_power_up = "low";
defparam \rand[13]~I .oe_register_mode = "none";
defparam \rand[13]~I .oe_sync_reset = "none";
defparam \rand[13]~I .operation_mode = "output";
defparam \rand[13]~I .output_async_reset = "none";
defparam \rand[13]~I .output_power_up = "low";
defparam \rand[13]~I .output_register_mode = "none";
defparam \rand[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[12]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~70_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [12]));
// synopsys translate_off
defparam \rand[12]~I .input_async_reset = "none";
defparam \rand[12]~I .input_power_up = "low";
defparam \rand[12]~I .input_register_mode = "none";
defparam \rand[12]~I .input_sync_reset = "none";
defparam \rand[12]~I .oe_async_reset = "none";
defparam \rand[12]~I .oe_power_up = "low";
defparam \rand[12]~I .oe_register_mode = "none";
defparam \rand[12]~I .oe_sync_reset = "none";
defparam \rand[12]~I .operation_mode = "output";
defparam \rand[12]~I .output_async_reset = "none";
defparam \rand[12]~I .output_power_up = "low";
defparam \rand[12]~I .output_register_mode = "none";
defparam \rand[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[11]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [11]));
// synopsys translate_off
defparam \rand[11]~I .input_async_reset = "none";
defparam \rand[11]~I .input_power_up = "low";
defparam \rand[11]~I .input_register_mode = "none";
defparam \rand[11]~I .input_sync_reset = "none";
defparam \rand[11]~I .oe_async_reset = "none";
defparam \rand[11]~I .oe_power_up = "low";
defparam \rand[11]~I .oe_register_mode = "none";
defparam \rand[11]~I .oe_sync_reset = "none";
defparam \rand[11]~I .operation_mode = "output";
defparam \rand[11]~I .output_async_reset = "none";
defparam \rand[11]~I .output_power_up = "low";
defparam \rand[11]~I .output_register_mode = "none";
defparam \rand[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[10]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [10]));
// synopsys translate_off
defparam \rand[10]~I .input_async_reset = "none";
defparam \rand[10]~I .input_power_up = "low";
defparam \rand[10]~I .input_register_mode = "none";
defparam \rand[10]~I .input_sync_reset = "none";
defparam \rand[10]~I .oe_async_reset = "none";
defparam \rand[10]~I .oe_power_up = "low";
defparam \rand[10]~I .oe_register_mode = "none";
defparam \rand[10]~I .oe_sync_reset = "none";
defparam \rand[10]~I .operation_mode = "output";
defparam \rand[10]~I .output_async_reset = "none";
defparam \rand[10]~I .output_power_up = "low";
defparam \rand[10]~I .output_register_mode = "none";
defparam \rand[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[9]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [9]));
// synopsys translate_off
defparam \rand[9]~I .input_async_reset = "none";
defparam \rand[9]~I .input_power_up = "low";
defparam \rand[9]~I .input_register_mode = "none";
defparam \rand[9]~I .input_sync_reset = "none";
defparam \rand[9]~I .oe_async_reset = "none";
defparam \rand[9]~I .oe_power_up = "low";
defparam \rand[9]~I .oe_register_mode = "none";
defparam \rand[9]~I .oe_sync_reset = "none";
defparam \rand[9]~I .operation_mode = "output";
defparam \rand[9]~I .output_async_reset = "none";
defparam \rand[9]~I .output_power_up = "low";
defparam \rand[9]~I .output_register_mode = "none";
defparam \rand[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[8]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [8]));
// synopsys translate_off
defparam \rand[8]~I .input_async_reset = "none";
defparam \rand[8]~I .input_power_up = "low";
defparam \rand[8]~I .input_register_mode = "none";
defparam \rand[8]~I .input_sync_reset = "none";
defparam \rand[8]~I .oe_async_reset = "none";
defparam \rand[8]~I .oe_power_up = "low";
defparam \rand[8]~I .oe_register_mode = "none";
defparam \rand[8]~I .oe_sync_reset = "none";
defparam \rand[8]~I .operation_mode = "output";
defparam \rand[8]~I .output_async_reset = "none";
defparam \rand[8]~I .output_power_up = "low";
defparam \rand[8]~I .output_register_mode = "none";
defparam \rand[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[7]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [7]));
// synopsys translate_off
defparam \rand[7]~I .input_async_reset = "none";
defparam \rand[7]~I .input_power_up = "low";
defparam \rand[7]~I .input_register_mode = "none";
defparam \rand[7]~I .input_sync_reset = "none";
defparam \rand[7]~I .oe_async_reset = "none";
defparam \rand[7]~I .oe_power_up = "low";
defparam \rand[7]~I .oe_register_mode = "none";
defparam \rand[7]~I .oe_sync_reset = "none";
defparam \rand[7]~I .operation_mode = "output";
defparam \rand[7]~I .output_async_reset = "none";
defparam \rand[7]~I .output_power_up = "low";
defparam \rand[7]~I .output_register_mode = "none";
defparam \rand[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[6]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [6]));
// synopsys translate_off
defparam \rand[6]~I .input_async_reset = "none";
defparam \rand[6]~I .input_power_up = "low";
defparam \rand[6]~I .input_register_mode = "none";
defparam \rand[6]~I .input_sync_reset = "none";
defparam \rand[6]~I .oe_async_reset = "none";
defparam \rand[6]~I .oe_power_up = "low";
defparam \rand[6]~I .oe_register_mode = "none";
defparam \rand[6]~I .oe_sync_reset = "none";
defparam \rand[6]~I .operation_mode = "output";
defparam \rand[6]~I .output_async_reset = "none";
defparam \rand[6]~I .output_power_up = "low";
defparam \rand[6]~I .output_register_mode = "none";
defparam \rand[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[5]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [5]));
// synopsys translate_off
defparam \rand[5]~I .input_async_reset = "none";
defparam \rand[5]~I .input_power_up = "low";
defparam \rand[5]~I .input_register_mode = "none";
defparam \rand[5]~I .input_sync_reset = "none";
defparam \rand[5]~I .oe_async_reset = "none";
defparam \rand[5]~I .oe_power_up = "low";
defparam \rand[5]~I .oe_register_mode = "none";
defparam \rand[5]~I .oe_sync_reset = "none";
defparam \rand[5]~I .operation_mode = "output";
defparam \rand[5]~I .output_async_reset = "none";
defparam \rand[5]~I .output_power_up = "low";
defparam \rand[5]~I .output_register_mode = "none";
defparam \rand[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[4]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [4]));
// synopsys translate_off
defparam \rand[4]~I .input_async_reset = "none";
defparam \rand[4]~I .input_power_up = "low";
defparam \rand[4]~I .input_register_mode = "none";
defparam \rand[4]~I .input_sync_reset = "none";
defparam \rand[4]~I .oe_async_reset = "none";
defparam \rand[4]~I .oe_power_up = "low";
defparam \rand[4]~I .oe_register_mode = "none";
defparam \rand[4]~I .oe_sync_reset = "none";
defparam \rand[4]~I .operation_mode = "output";
defparam \rand[4]~I .output_async_reset = "none";
defparam \rand[4]~I .output_power_up = "low";
defparam \rand[4]~I .output_register_mode = "none";
defparam \rand[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[3]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [3]));
// synopsys translate_off
defparam \rand[3]~I .input_async_reset = "none";
defparam \rand[3]~I .input_power_up = "low";
defparam \rand[3]~I .input_register_mode = "none";
defparam \rand[3]~I .input_sync_reset = "none";
defparam \rand[3]~I .oe_async_reset = "none";
defparam \rand[3]~I .oe_power_up = "low";
defparam \rand[3]~I .oe_register_mode = "none";
defparam \rand[3]~I .oe_sync_reset = "none";
defparam \rand[3]~I .operation_mode = "output";
defparam \rand[3]~I .output_async_reset = "none";
defparam \rand[3]~I .output_power_up = "low";
defparam \rand[3]~I .output_register_mode = "none";
defparam \rand[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[2]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [2]));
// synopsys translate_off
defparam \rand[2]~I .input_async_reset = "none";
defparam \rand[2]~I .input_power_up = "low";
defparam \rand[2]~I .input_register_mode = "none";
defparam \rand[2]~I .input_sync_reset = "none";
defparam \rand[2]~I .oe_async_reset = "none";
defparam \rand[2]~I .oe_power_up = "low";
defparam \rand[2]~I .oe_register_mode = "none";
defparam \rand[2]~I .oe_sync_reset = "none";
defparam \rand[2]~I .operation_mode = "output";
defparam \rand[2]~I .output_async_reset = "none";
defparam \rand[2]~I .output_power_up = "low";
defparam \rand[2]~I .output_register_mode = "none";
defparam \rand[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[1]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [1]));
// synopsys translate_off
defparam \rand[1]~I .input_async_reset = "none";
defparam \rand[1]~I .input_power_up = "low";
defparam \rand[1]~I .input_register_mode = "none";
defparam \rand[1]~I .input_sync_reset = "none";
defparam \rand[1]~I .oe_async_reset = "none";
defparam \rand[1]~I .oe_power_up = "low";
defparam \rand[1]~I .oe_register_mode = "none";
defparam \rand[1]~I .oe_sync_reset = "none";
defparam \rand[1]~I .operation_mode = "output";
defparam \rand[1]~I .output_async_reset = "none";
defparam \rand[1]~I .output_power_up = "low";
defparam \rand[1]~I .output_register_mode = "none";
defparam \rand[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rand[0]~I (
	.datain(\inst|u1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\rand [0]));
// synopsys translate_off
defparam \rand[0]~I .input_async_reset = "none";
defparam \rand[0]~I .input_power_up = "low";
defparam \rand[0]~I .input_register_mode = "none";
defparam \rand[0]~I .input_sync_reset = "none";
defparam \rand[0]~I .oe_async_reset = "none";
defparam \rand[0]~I .oe_power_up = "low";
defparam \rand[0]~I .oe_register_mode = "none";
defparam \rand[0]~I .oe_sync_reset = "none";
defparam \rand[0]~I .operation_mode = "output";
defparam \rand[0]~I .output_async_reset = "none";
defparam \rand[0]~I .output_power_up = "low";
defparam \rand[0]~I .output_register_mode = "none";
defparam \rand[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[31]));
// synopsys translate_off
defparam \seed[31]~I .input_async_reset = "none";
defparam \seed[31]~I .input_power_up = "low";
defparam \seed[31]~I .input_register_mode = "none";
defparam \seed[31]~I .input_sync_reset = "none";
defparam \seed[31]~I .oe_async_reset = "none";
defparam \seed[31]~I .oe_power_up = "low";
defparam \seed[31]~I .oe_register_mode = "none";
defparam \seed[31]~I .oe_sync_reset = "none";
defparam \seed[31]~I .operation_mode = "input";
defparam \seed[31]~I .output_async_reset = "none";
defparam \seed[31]~I .output_power_up = "low";
defparam \seed[31]~I .output_register_mode = "none";
defparam \seed[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \seed[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seed[30]));
// synopsys translate_off
defparam \seed[30]~I .input_async_reset = "none";
defparam \seed[30]~I .input_power_up = "low";
defparam \seed[30]~I .input_register_mode = "none";
defparam \seed[30]~I .input_sync_reset = "none";
defparam \seed[30]~I .oe_async_reset = "none";
defparam \seed[30]~I .oe_power_up = "low";
defparam \seed[30]~I .oe_register_mode = "none";
defparam \seed[30]~I .oe_sync_reset = "none";
defparam \seed[30]~I .operation_mode = "input";
defparam \seed[30]~I .output_async_reset = "none";
defparam \seed[30]~I .output_power_up = "low";
defparam \seed[30]~I .output_register_mode = "none";
defparam \seed[30]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
