Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\guan-ming.dennis-won\Documents\Code\FPGA_EPCQ_Programmer\Platform_Designer\NIOS.qsys --block-symbol-file --output-directory=C:\Users\guan-ming.dennis-won\Documents\Code\FPGA_EPCQ_Programmer\Platform_Designer\NIOS --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading Platform_Designer/NIOS.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 23.1]
Progress: Parameterizing module CLK
Progress: Adding DEBUG [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module DEBUG
Progress: Adding EPCQ [altera_epcq_controller2 23.1]
Progress: Parameterizing module EPCQ
Progress: Adding LED [altera_avalon_pio 23.1]
Progress: Parameterizing module LED
Progress: Adding NIOS [altera_nios2_gen2 23.1]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module RAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: NIOS.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\guan-ming.dennis-won\Documents\Code\FPGA_EPCQ_Programmer\Platform_Designer\NIOS.qsys --synthesis=VERILOG --output-directory=C:\Users\guan-ming.dennis-won\Documents\Code\FPGA_EPCQ_Programmer\Platform_Designer\NIOS\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading Platform_Designer/NIOS.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 23.1]
Progress: Parameterizing module CLK
Progress: Adding DEBUG [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module DEBUG
Progress: Adding EPCQ [altera_epcq_controller2 23.1]
Progress: Parameterizing module EPCQ
Progress: Adding LED [altera_avalon_pio 23.1]
Progress: Parameterizing module LED
Progress: Adding NIOS [altera_nios2_gen2 23.1]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module RAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: NIOS.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: NIOS: Generating NIOS "NIOS" for QUARTUS_SYNTH
Info: DEBUG: Starting RTL generation for module 'NIOS_DEBUG'
Info: DEBUG:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_187309314308488494.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_187309314308488494.dir/0002_DEBUG_gen//NIOS_DEBUG_component_configuration.pl --do_build_sim=0}]
Info: DEBUG: Done RTL generation for module 'NIOS_DEBUG'
Info: DEBUG: "NIOS" instantiated altera_avalon_jtag_uart "DEBUG"
Info: EPCQ: "NIOS" instantiated altera_epcq_controller2 "EPCQ"
Info: LED: Starting RTL generation for module 'NIOS_LED'
Info: LED:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_187309314308488494.dir/0003_LED_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_187309314308488494.dir/0003_LED_gen//NIOS_LED_component_configuration.pl --do_build_sim=0}]
Info: LED: Done RTL generation for module 'NIOS_LED'
Info: LED: "NIOS" instantiated altera_avalon_pio "LED"
Info: NIOS: "NIOS" instantiated altera_nios2_gen2 "NIOS"
Info: RAM: Starting RTL generation for module 'NIOS_RAM'
Info: RAM:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_187309314308488494.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_187309314308488494.dir/0004_RAM_gen//NIOS_RAM_component_configuration.pl --do_build_sim=0}]
Info: RAM: Done RTL generation for module 'NIOS_RAM'
Info: RAM: "NIOS" instantiated altera_avalon_onchip_memory2 "RAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOS" instantiated altera_reset_controller "rst_controller"
Info: asmi2_inst_epcq_ctrl: "EPCQ" instantiated altera_asmi_parallel2 "asmi2_inst_epcq_ctrl"
Info: addr_adaption_0: "EPCQ" instantiated altera_qspi_address_adaption "addr_adaption_0"
Info: cpu: Starting RTL generation for module 'NIOS_NIOS_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NIOS_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_187309314308488494.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_187309314308488494.dir/0008_cpu_gen//NIOS_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.08.21 15:23:52 (*) Starting Nios II generation
Info: cpu: # 2025.08.21 15:23:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.08.21 15:23:52 (*)   Creating all objects for CPU
Info: cpu: # 2025.08.21 15:23:52 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.08.21 15:23:52 (*)   Creating plain-text RTL
Info: cpu: # 2025.08.21 15:23:53 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOS_NIOS_cpu'
Info: cpu: "NIOS" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: NIOS_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: csr_controller: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_csr_controller "csr_controller"
Info: avst_fifo: "Generating: avst_fifo"
Info: xip_controller: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_xip_controller "xip_controller"
Info: merlin_demultiplexer_0: "asmi2_inst_epcq_ctrl" instantiated altera_merlin_demultiplexer "merlin_demultiplexer_0"
Info: multiplexer: "asmi2_inst_epcq_ctrl" instantiated altera_merlin_multiplexer "multiplexer"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: asmi2_cmd_generator_0: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_cmd_generator "asmi2_cmd_generator_0"
Info: asmi2_qspi_interface_0: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_qspi_interface "asmi2_qspi_interface_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: avst_fifo: "xip_controller" instantiated altera_asmi2_xip_controller "avst_fifo"
Info: NIOS: Done "NIOS" with 37 modules, 53 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
