#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep 10 15:39:17 2019
# Process ID: 18506
# Current directory: /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/design_1_proc_sys_reset_fclk0_0_synth_1
# Command line: vivado -log design_1_proc_sys_reset_fclk0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_proc_sys_reset_fclk0_0.tcl
# Log file: /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/design_1_proc_sys_reset_fclk0_0_synth_1/design_1_proc_sys_reset_fclk0_0.vds
# Journal file: /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/design_1_proc_sys_reset_fclk0_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/feliks/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_proc_sys_reset_fclk0_0.tcl -notrace
WARNING: [Board 49-91] Board repository path '/opt/Xilinx/Vivado/2018.2/vivado-boards/new/board_files' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '/opt/Xilinx/Vivado/2018.2/vivado-boards/new/board_files' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_proc_sys_reset_fclk0_0, cache-ID = c5f3f509e196acc2.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 15:39:27 2019...
