/home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil3/src/fcalc_tb.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil3/src/fcalc_tb.vhd
Model Technology ModelSim SE-64 vcom 2019.1 Compiler 2019.01 Jan  1 2019
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity fcalc_tb
-- Compiling architecture sim of fcalc_tb

} {} {}}
