#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Jul 27 11:15:58 2020
# Process ID: 2436
# Log file: E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vry_FifoFirstRead.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 735.617 ; gain = 195.754
ipx::package_project -root_dir E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead1 -import_files -set_current false
ipx::unload_core e:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead1/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead1 e:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead1/component.xml
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread1'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread1'.)
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/install/Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 740.012 ; gain = 4.395
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead1/vry_FifoFirstRead1.srcs/sim_1/new/tb_vry_FifoFirstRead.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead1/vry_FifoFirstRead1.srcs/sim_1/new/tb_vry_FifoFirstRead.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead1/vry_FifoFirstRead1.srcs/sim_1/new/tb_vry_FifoFirstRead.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
ipx::package_project -root_dir E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead2 -import_files -set_current false
ipx::unload_core e:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead2/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead2 e:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead2/component.xml
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread2'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread2'.)
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/install/Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 786.629 ; gain = 14.320
update_compile_order -fileset sources_1
close_project
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vry_FifoFirstRead.srcs/sources_1/imports/new/vry_FifoFirstRead.v" into library work [E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vry_FifoFirstRead.srcs/sources_1/imports/new/vry_FifoFirstRead.v:1]
[Mon Jul 27 11:41:46 2020] Launched synth_1...
Run output will be captured here: E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vry_FifoFirstRead.runs/synth_1/runme.log
ipx::package_project -root_dir E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead3 -import_files -set_current false
ipx::unload_core e:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead3/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead3 e:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead3/component.xml
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread3'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread3'.)
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/install/Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 806.488 ; gain = 13.754
update_compile_order -fileset sources_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread3'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:vry_FifoFirstRead:1.0'. The one found in IP location 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread' will take precedence over the same IP in location e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread3
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 27 11:49:03 2020...
