-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--U1_wire_pll1_fbout is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_fbout at PLL_1
U1_wire_pll1_fbout = EQUATION NOT SUPPORTED;

--U1_wire_pll1_clk[0] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[0] at PLL_1
U1_wire_pll1_clk[0] = EQUATION NOT SUPPORTED;

--U1_wire_pll1_clk[1] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[1] at PLL_1
U1_wire_pll1_clk[1] = EQUATION NOT SUPPORTED;

--U1_wire_pll1_clk[2] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[2] at PLL_1
U1_wire_pll1_clk[2] = EQUATION NOT SUPPORTED;


--F1_RDFIFO_o is SCSI_SM:u_SCSI_SM|RDFIFO_o at FF_X16_Y10_N29
--register power-up is low

F1_RDFIFO_o = DFFEAS(F1L12, GLOBAL(U1L20), GLOBAL(A1L230),  ,  ,  ,  , D1_DECFIFO,  );


--K1_UP[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1] at FF_X17_Y12_N25
--register power-up is low

K1_UP[1] = DFFEAS(K1L40, GLOBAL(A1L187), GLOBAL(CB1L13),  , K1L35,  ,  , D1_DECFIFO,  );


--A1L221 is _INT~output at IOOBUF_X18_Y2_N9
A1L221 = OUTPUT_BUFFER.O(.I(DB1L13), , , , , , , , , , , , , , , , , );


--A1L199 is _BR~output at IOOBUF_X16_Y17_N16
A1L199 = OUTPUT_BUFFER.O(.I(!D1_BREQ), , , , , , , , , , , , , , , , , );


--A1L184 is R_W_IO~output at IOOBUF_X18_Y3_N9
A1L184 = OUTPUT_BUFFER.O(.I(!CB1_CNTR_O[1]), .OE(D1_BGACK), , , , , , , , , , , , , , , , );


--A1L190 is _AS_IO~output at IOOBUF_X18_Y3_N2
A1L190 = OUTPUT_BUFFER.O(.I(AS_O_), .OE(D1_BGACK), , , , , , , , , , , , , , , , );


--A1L219 is _DS_IO~output at IOOBUF_X18_Y2_N2
A1L219 = OUTPUT_BUFFER.O(.I(DS_O_), .OE(D1_BGACK), , , , , , , , , , , , , , , , );


--A1L213 is _DSACK_IO[0]~output at IOOBUF_X18_Y1_N23
A1L213 = OUTPUT_BUFFER.O(.I(dsack_int), .OE(VCC), , , , , , , , , , , , , , , , );


--A1L216 is _DSACK_IO[1]~output at IOOBUF_X18_Y2_N23
A1L216 = OUTPUT_BUFFER.O(.I(dsack_int), .OE(VCC), , , , , , , , , , , , , , , , );


--A1L19 is DATA_IO[0]~output at IOOBUF_X3_Y7_N30
A1L19 = OUTPUT_BUFFER.O(.I(X1L3), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L22 is DATA_IO[1]~output at IOOBUF_X0_Y2_N16
A1L22 = OUTPUT_BUFFER.O(.I(X1L14), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L25 is DATA_IO[2]~output at IOOBUF_X1_Y0_N2
A1L25 = OUTPUT_BUFFER.O(.I(X1L17), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L28 is DATA_IO[3]~output at IOOBUF_X3_Y0_N30
A1L28 = OUTPUT_BUFFER.O(.I(X1L19), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L31 is DATA_IO[4]~output at IOOBUF_X6_Y0_N30
A1L31 = OUTPUT_BUFFER.O(.I(X1L24), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L34 is DATA_IO[5]~output at IOOBUF_X3_Y0_N9
A1L34 = OUTPUT_BUFFER.O(.I(X1L27), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L37 is DATA_IO[6]~output at IOOBUF_X11_Y0_N16
A1L37 = OUTPUT_BUFFER.O(.I(X1L30), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L40 is DATA_IO[7]~output at IOOBUF_X18_Y1_N2
A1L40 = OUTPUT_BUFFER.O(.I(X1L36), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L43 is DATA_IO[8]~output at IOOBUF_X11_Y0_N2
A1L43 = OUTPUT_BUFFER.O(.I(X1L39), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L46 is DATA_IO[9]~output at IOOBUF_X9_Y0_N16
A1L46 = OUTPUT_BUFFER.O(.I(X1L41), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L49 is DATA_IO[10]~output at IOOBUF_X9_Y0_N23
A1L49 = OUTPUT_BUFFER.O(.I(X1L43), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L52 is DATA_IO[11]~output at IOOBUF_X14_Y0_N16
A1L52 = OUTPUT_BUFFER.O(.I(X1L45), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L55 is DATA_IO[12]~output at IOOBUF_X11_Y0_N23
A1L55 = OUTPUT_BUFFER.O(.I(X1L47), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L58 is DATA_IO[13]~output at IOOBUF_X16_Y0_N9
A1L58 = OUTPUT_BUFFER.O(.I(X1L49), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L61 is DATA_IO[14]~output at IOOBUF_X3_Y0_N2
A1L61 = OUTPUT_BUFFER.O(.I(X1L51), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L64 is DATA_IO[15]~output at IOOBUF_X0_Y4_N9
A1L64 = OUTPUT_BUFFER.O(.I(X1L53), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L67 is DATA_IO[16]~output at IOOBUF_X0_Y4_N2
A1L67 = OUTPUT_BUFFER.O(.I(X1L55), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L70 is DATA_IO[17]~output at IOOBUF_X0_Y3_N2
A1L70 = OUTPUT_BUFFER.O(.I(X1L57), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L73 is DATA_IO[18]~output at IOOBUF_X0_Y2_N9
A1L73 = OUTPUT_BUFFER.O(.I(X1L59), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L76 is DATA_IO[19]~output at IOOBUF_X0_Y5_N2
A1L76 = OUTPUT_BUFFER.O(.I(X1L61), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L79 is DATA_IO[20]~output at IOOBUF_X0_Y2_N2
A1L79 = OUTPUT_BUFFER.O(.I(X1L63), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L82 is DATA_IO[21]~output at IOOBUF_X0_Y5_N9
A1L82 = OUTPUT_BUFFER.O(.I(X1L65), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L85 is DATA_IO[22]~output at IOOBUF_X10_Y10_N16
A1L85 = OUTPUT_BUFFER.O(.I(X1L67), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L88 is DATA_IO[23]~output at IOOBUF_X0_Y3_N9
A1L88 = OUTPUT_BUFFER.O(.I(X1L69), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L91 is DATA_IO[24]~output at IOOBUF_X1_Y0_N9
A1L91 = OUTPUT_BUFFER.O(.I(X1L71), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L94 is DATA_IO[25]~output at IOOBUF_X1_Y0_N16
A1L94 = OUTPUT_BUFFER.O(.I(X1L73), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L97 is DATA_IO[26]~output at IOOBUF_X1_Y0_N30
A1L97 = OUTPUT_BUFFER.O(.I(X1L75), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L100 is DATA_IO[27]~output at IOOBUF_X1_Y0_N23
A1L100 = OUTPUT_BUFFER.O(.I(X1L77), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L103 is DATA_IO[28]~output at IOOBUF_X6_Y0_N23
A1L103 = OUTPUT_BUFFER.O(.I(X1L79), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L106 is DATA_IO[29]~output at IOOBUF_X16_Y0_N30
A1L106 = OUTPUT_BUFFER.O(.I(X1L81), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L109 is DATA_IO[30]~output at IOOBUF_X6_Y0_N16
A1L109 = OUTPUT_BUFFER.O(.I(X1L83), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L112 is DATA_IO[31]~output at IOOBUF_X6_Y0_N9
A1L112 = OUTPUT_BUFFER.O(.I(X1L85), .OE(A1L113), , , , , , , , , , , , , , , , );


--A1L196 is _BGACK_IO~output at IOOBUF_X11_Y17_N9
A1L196 = OUTPUT_BUFFER.O(.I(!D1_BGACK), .OE(VCC), , , , , , , , , , , , , , , , );


--A1L136 is PD_PORT[0]~output at IOOBUF_X18_Y12_N23
A1L136 = OUTPUT_BUFFER.O(.I(Y1L10), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L139 is PD_PORT[1]~output at IOOBUF_X18_Y10_N2
A1L139 = OUTPUT_BUFFER.O(.I(Y1L11), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L142 is PD_PORT[2]~output at IOOBUF_X18_Y12_N9
A1L142 = OUTPUT_BUFFER.O(.I(Y1L12), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L145 is PD_PORT[3]~output at IOOBUF_X18_Y14_N23
A1L145 = OUTPUT_BUFFER.O(.I(Y1L13), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L148 is PD_PORT[4]~output at IOOBUF_X18_Y12_N16
A1L148 = OUTPUT_BUFFER.O(.I(Y1L14), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L151 is PD_PORT[5]~output at IOOBUF_X18_Y10_N16
A1L151 = OUTPUT_BUFFER.O(.I(Y1L15), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L154 is PD_PORT[6]~output at IOOBUF_X18_Y15_N23
A1L154 = OUTPUT_BUFFER.O(.I(Y1L16), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L157 is PD_PORT[7]~output at IOOBUF_X16_Y17_N9
A1L157 = OUTPUT_BUFFER.O(.I(Y1L17), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L160 is PD_PORT[8]~output at IOOBUF_X18_Y15_N16
A1L160 = OUTPUT_BUFFER.O(.I(Y1L10), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L163 is PD_PORT[9]~output at IOOBUF_X18_Y10_N23
A1L163 = OUTPUT_BUFFER.O(.I(Y1L11), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L166 is PD_PORT[10]~output at IOOBUF_X11_Y17_N16
A1L166 = OUTPUT_BUFFER.O(.I(Y1L12), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L169 is PD_PORT[11]~output at IOOBUF_X6_Y7_N30
A1L169 = OUTPUT_BUFFER.O(.I(Y1L13), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L172 is PD_PORT[12]~output at IOOBUF_X11_Y17_N23
A1L172 = OUTPUT_BUFFER.O(.I(Y1L14), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L175 is PD_PORT[13]~output at IOOBUF_X10_Y11_N16
A1L175 = OUTPUT_BUFFER.O(.I(Y1L15), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L178 is PD_PORT[14]~output at IOOBUF_X3_Y7_N9
A1L178 = OUTPUT_BUFFER.O(.I(Y1L16), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--A1L181 is PD_PORT[15]~output at IOOBUF_X10_Y15_N16
A1L181 = OUTPUT_BUFFER.O(.I(Y1L17), .OE(Y1_SCSI_OUT), , , , , , , , , , , , , , , , );


--D1_BGACK is CPU_SM:u_CPU_SM|BGACK at FF_X17_Y7_N5
--register power-up is low

D1_BGACK = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , R1L4,  ,  , VCC);


--D1_SIZE1 is CPU_SM:u_CPU_SM|SIZE1 at FF_X12_Y8_N9
--register power-up is low

D1_SIZE1 = DFFEAS(R1L140, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L232 is _SIZ1~0 at LCCOMB_X12_Y4_N24
A1L232 = (D1_BGACK & D1_SIZE1);


--F1_DACK_o is SCSI_SM:u_SCSI_SM|DACK_o at FF_X14_Y12_N15
--register power-up is low

F1_DACK_o = DFFEAS(V1L17, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_SCSI_CS_o is SCSI_SM:u_SCSI_SM|SCSI_CS_o at FF_X15_Y12_N19
--register power-up is low

F1_SCSI_CS_o = DFFEAS(V1_WideOr7, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--CB1_CNTR_O[4] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4] at FF_X17_Y13_N9
--register power-up is low

CB1_CNTR_O[4] = DFFEAS(CB1L8, !GLOBAL(U1L16), GLOBAL(A1L230),  ,  ,  ,  ,  ,  );


--F1_RE_o is SCSI_SM:u_SCSI_SM|RE_o at FF_X15_Y12_N3
--register power-up is low

F1_RE_o = DFFEAS(V1L20, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L223 is _IOR~0 at LCCOMB_X12_Y12_N16
A1L223 = (F1_RE_o) # (CB1_CNTR_O[4]);


--F1_WE_o is SCSI_SM:u_SCSI_SM|WE_o at FF_X15_Y12_N31
--register power-up is low

F1_WE_o = DFFEAS(V1L23, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L226 is _IOW~0 at LCCOMB_X14_Y12_N20
A1L226 = (F1_WE_o) # (CB1_CNTR_O[4]);


--CB1_CNTR_O[2] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2] at FF_X17_Y13_N11
--register power-up is low

CB1_CNTR_O[2] = DFFEAS(CB1L5, !GLOBAL(U1L16), GLOBAL(A1L230),  ,  ,  ,  ,  ,  );


--DB1L13 is registers:u_registers|registers_istr:u_registers_istr|INT_O_~0 at LCCOMB_X16_Y13_N20
DB1L13 = (!A1L128) # (!CB1_CNTR_O[2]);


--P1_STATE[0] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[0] at FF_X14_Y7_N21
--register power-up is low

P1_STATE[0] = DFFEAS(R1L64, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_STATE[1] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[1] at FF_X14_Y7_N15
--register power-up is low

P1_STATE[1] = DFFEAS(R1L76, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--R1L26 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~4 at LCCOMB_X12_Y7_N12
R1L26 = (!P1_STATE[1] & !P1_STATE[0]);


--P1_STATE[2] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[2] at FF_X16_Y7_N17
--register power-up is low

P1_STATE[2] = DFFEAS(R1L88, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_STATE[3] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[3] at FF_X14_Y7_N9
--register power-up is low

P1_STATE[3] = DFFEAS(R1L98, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1_STATE[4] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[4] at FF_X16_Y7_N7
--register power-up is low

P1_STATE[4] = DFFEAS(R1L110, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--Q1L16 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~0 at LCCOMB_X12_Y7_N22
Q1L16 = (P1_STATE[4] & (P1_STATE[3] & P1_STATE[2]));


--Q1L13 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~1 at LCCOMB_X12_Y7_N4
Q1L13 = (P1_STATE[1] & !P1_STATE[0]);


--R1L27 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~5 at LCCOMB_X17_Y8_N20
R1L27 = (!P1_STATE[2] & (!P1_STATE[3] & !P1_STATE[4]));


--R1L2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~2 at LCCOMB_X12_Y7_N18
R1L2 = (Q1L16 & ((Q1L13) # ((R1L26 & R1L27)))) # (!Q1L16 & (R1L26 & ((R1L27))));


--R1L130 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|S2ORS8~0 at LCCOMB_X17_Y9_N24
R1L130 = (!P1_STATE[2] & (!P1_STATE[4] & (P1_STATE[1] $ (P1_STATE[3]))));


--D1_BGRANT_ is CPU_SM:u_CPU_SM|BGRANT_ at FF_X17_Y9_N19
--register power-up is low

D1_BGRANT_ = DFFEAS(D1L3, GLOBAL(U1L20), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--D1_nCYCLEDONE is CPU_SM:u_CPU_SM|nCYCLEDONE at FF_X14_Y8_N3
--register power-up is low

D1_nCYCLEDONE = DFFEAS(D1L31, GLOBAL(U1L20), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--Q1L17 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~2 at LCCOMB_X17_Y9_N20
Q1L17 = (D1_nCYCLEDONE & D1_BGRANT_);


--R1L3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~3 at LCCOMB_X17_Y9_N10
R1L3 = (!P1_STATE[1] & (!P1_STATE[2] & (!P1_STATE[3] & P1_STATE[4])));


--R1L4 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~4 at LCCOMB_X17_Y9_N8
R1L4 = (!R1L2 & ((P1_STATE[0]) # ((!R1L5 & !R1L3))));


--D1_CCRESET_ is CPU_SM:u_CPU_SM|CCRESET_ at FF_X12_Y11_N29
--register power-up is low

D1_CCRESET_ = DFFEAS( , !GLOBAL(A1L187),  ,  ,  , GLOBAL(A1L230),  ,  , VCC);


--D1_DSACK_LATCHED_[0] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] at FF_X16_Y8_N13
--register power-up is low

D1_DSACK_LATCHED_[0] = DFFEAS(A1L115, !GLOBAL(A1L187), !A1L189,  ,  ,  ,  ,  ,  );


--D1_DSACK_LATCHED_[1] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] at FF_X16_Y8_N23
--register power-up is low

D1_DSACK_LATCHED_[1] = DFFEAS(DSK1_IN_, !GLOBAL(A1L187), !A1L189,  ,  ,  ,  ,  ,  );


--D1L32 is CPU_SM:u_CPU_SM|iDSACK~0 at LCCOMB_X16_Y8_N0
D1L32 = (!D1_DSACK_LATCHED_[1] & !D1_DSACK_LATCHED_[0]);


--Q1L6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~3 at LCCOMB_X16_Y9_N28
Q1L6 = (P1_STATE[2] & (P1_STATE[0] & (!P1_STATE[1] & !P1_STATE[4])));


--Q1L15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[62]~4 at LCCOMB_X12_Y7_N8
Q1L15 = (P1_STATE[3] & (!P1_STATE[1] & (!P1_STATE[4] & P1_STATE[0])));


--Q1L9 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[56]~5 at LCCOMB_X12_Y7_N10
Q1L9 = (P1_STATE[3] & (P1_STATE[1] & (P1_STATE[4] & !P1_STATE[0])));


--R1L132 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~2 at LCCOMB_X15_Y7_N4
R1L132 = (!Q1L15 & (!Q1L9 & ((!Q1L6) # (!D1L32))));


--J1_BO1 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1 at FF_X17_Y13_N21
--register power-up is low

J1_BO1 = DFFEAS(J1L6, GLOBAL(U1L20), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--J1_BO0 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0 at FF_X16_Y10_N31
--register power-up is low

J1_BO0 = DFFEAS(J1L3, GLOBAL(U1L20), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--M1L4 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~0 at LCCOMB_X16_Y9_N6
M1L4 = (J1_BO0 & J1_BO1);


--Q1L18 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~6 at LCCOMB_X16_Y9_N8
Q1L18 = (P1_STATE[4] & (!P1_STATE[1] & (P1_STATE[3] & P1_STATE[2])));


--H1_FLUSHFIFO is registers:u_registers|FLUSHFIFO at FF_X17_Y13_N31
--register power-up is low

H1_FLUSHFIFO = DFFEAS(H1L5, !GLOBAL(U1L16), GLOBAL(A1L230),  ,  ,  ,  ,  ,  );


--K1_FIFOEMPTY is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY at FF_X16_Y11_N9
--register power-up is low

K1_FIFOEMPTY = DFFEAS(K1L19, !GLOBAL(A1L187), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--D1L23 is CPU_SM:u_CPU_SM|LASTWORD~0 at LCCOMB_X16_Y9_N30
D1L23 = (H1_FLUSHFIFO & (!K1_FIFOEMPTY & ((J1_BO0) # (J1_BO1))));


--Q1L10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[58]~7 at LCCOMB_X16_Y9_N4
Q1L10 = (P1_STATE[2] & (!P1_STATE[0] & (!P1_STATE[3] & P1_STATE[4])));


--R1L44 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~0 at LCCOMB_X16_Y9_N18
R1L44 = (!Q1L10 & (((M1L4) # (!Q1L18)) # (!D1L23)));


--Q1L14 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~8 at LCCOMB_X14_Y8_N4
Q1L14 = (P1_STATE[3] & !P1_STATE[4]);


--R1L28 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~6 at LCCOMB_X12_Y7_N24
R1L28 = (!P1_STATE[3] & (!P1_STATE[4] & (R1L26 & P1_STATE[2])));


--R1L133 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~3 at LCCOMB_X15_Y7_N26
R1L133 = (R1L44 & (!R1L28 & ((!Q1L13) # (!Q1L14))));


--DSK1_IN_ is DSK1_IN_ at LCCOMB_X16_Y8_N22
DSK1_IN_ = (!A1L192) # (!A1L215);


--R1L29 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~7 at LCCOMB_X12_Y8_N10
R1L29 = (P1_STATE[0] & P1_STATE[1]);


--Q1L8 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~9 at LCCOMB_X12_Y7_N30
Q1L8 = (P1_STATE[3] & (!P1_STATE[4] & (P1_STATE[1] & P1_STATE[2])));


--R1L134 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~4 at LCCOMB_X16_Y7_N24
R1L134 = (!Q1L6 & (((R1L141 & !Q1L8)) # (!DSK1_IN_)));


--R1L135 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~5 at LCCOMB_X12_Y7_N0
R1L135 = (R1L132 & (R1L133 & ((R1L134) # (D1L32))));


--R1L66 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~12 at LCCOMB_X16_Y8_N14
R1L66 = (A1L235 & ((D1_DSACK_LATCHED_[1]) # (D1_DSACK_LATCHED_[0])));


--R1L136 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~6 at LCCOMB_X12_Y8_N20
R1L136 = (!R1L66 & ((Q1L8) # ((R1L29 & R1L27))));


--R1L30 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~8 at LCCOMB_X17_Y8_N30
R1L30 = (!P1_STATE[3] & (!P1_STATE[2] & (P1_STATE[0] & P1_STATE[4])));


--R1L31 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~9 at LCCOMB_X12_Y8_N6
R1L31 = (P1_STATE[1] & R1L30);


--R1L32 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~10 at LCCOMB_X14_Y8_N18
R1L32 = (!P1_STATE[4] & (!P1_STATE[3] & (P1_STATE[2] & R1L29)));


--R1L137 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~7 at LCCOMB_X12_Y8_N24
R1L137 = (A1L235 & ((R1L31) # ((R1L32 & D1L32))));


--Q1L5 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~10 at LCCOMB_X15_Y8_N12
Q1L5 = (!P1_STATE[1] & (P1_STATE[2] & (P1_STATE[0] & P1_STATE[4])));


--A1L115 is DSK0_IN_~0 at LCCOMB_X16_Y8_N12
A1L115 = (!A1L192) # (!A1L212);


--R1L138 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~8 at LCCOMB_X12_Y8_N18
R1L138 = (Q1L5) # ((!A1L115 & (Q1L8 & DSK1_IN_)));


--Q1L11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[60]~11 at LCCOMB_X12_Y7_N6
Q1L11 = (P1_STATE[4] & !P1_STATE[3]);


--R1L33 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~11 at LCCOMB_X12_Y7_N16
R1L33 = (!P1_STATE[2] & (P1_STATE[0] & (!P1_STATE[1] & Q1L11)));


--R1L131 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Y~0 at LCCOMB_X17_Y8_N28
R1L131 = (!P1_STATE[3] & (P1_STATE[1] & (P1_STATE[2] $ (P1_STATE[4]))));


--R1L39 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~4 at LCCOMB_X17_Y8_N6
R1L39 = (!A1L235 & R1L131);


--R1L139 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~9 at LCCOMB_X12_Y8_N4
R1L139 = (R1L138) # ((R1L33) # ((P1_STATE[0] & R1L39)));


--R1L140 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~10 at LCCOMB_X12_Y8_N8
R1L140 = (R1L135) # ((R1L137) # ((R1L139) # (R1L136)));


--D1_BREQ is CPU_SM:u_CPU_SM|BREQ at FF_X14_Y7_N7
--register power-up is low

D1_BREQ = DFFEAS(R1L7, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_state_reg.IDLE_DMA_WR is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR at FF_X14_Y12_N11
--register power-up is low

V1_state_reg.IDLE_DMA_WR = DFFEAS(V1L12, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_CDREQ_ is SCSI_SM:u_SCSI_SM|CDREQ_ at FF_X17_Y10_N29
--register power-up is low

F1_CDREQ_ = DFFEAS(DREQ_, !GLOBAL(U1L20), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--CB1_CNTR_O[1] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1] at FF_X17_Y13_N1
--register power-up is low

CB1_CNTR_O[1] = DFFEAS(CB1L3, !GLOBAL(U1L16), GLOBAL(A1L230),  ,  ,  ,  ,  ,  );


--F1_CCPUREQ is SCSI_SM:u_SCSI_SM|CCPUREQ at FF_X16_Y11_N31
--register power-up is low

F1_CCPUREQ = DFFEAS(BB1_WDREGREQ, !GLOBAL(U1L20), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1L4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|START_F2S~0 at LCCOMB_X16_Y10_N16
V1L4 = (!CB1_CNTR_O[1] & (K1_FIFOEMPTY & (!F1_CCPUREQ & F1_CDREQ_)));


--V1L14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~0 at LCCOMB_X14_Y12_N8
V1L14 = (V1_state_reg.IDLE_DMA_WR & (!F1_RDFIFO_o & V1L4));


--F1_RIFIFO_o is SCSI_SM:u_SCSI_SM|RIFIFO_o at FF_X16_Y10_N19
--register power-up is low

F1_RIFIFO_o = DFFEAS(F1L16, GLOBAL(U1L20), GLOBAL(A1L230),  , !D1_DECFIFO,  ,  ,  ,  );


--V1L5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|START_S2F~0 at LCCOMB_X16_Y10_N0
V1L5 = (CB1_CNTR_O[1] & (!F1_RIFIFO_o & (!F1_CCPUREQ & F1_CDREQ_)));


--K1_FIFOFULL is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL at FF_X15_Y10_N29
--register power-up is low

K1_FIFOFULL = DFFEAS(K1L23, !GLOBAL(A1L187), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--V1_state_reg.IDLE_DMA_RD is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD at FF_X14_Y12_N5
--register power-up is low

V1_state_reg.IDLE_DMA_RD = DFFEAS(V1L9, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1L15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~1 at LCCOMB_X14_Y12_N12
V1L15 = (!V1_state_reg.IDLE_DMA_RD & (!K1_FIFOFULL & V1L5));


--V1_state_reg.S2F_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_1 at FF_X14_Y12_N13
--register power-up is low

V1_state_reg.S2F_1 = DFFEAS(V1L15, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_state_reg.S2F_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_2 at FF_X14_Y8_N23
--register power-up is low

V1_state_reg.S2F_2 = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , V1_state_reg.S2F_1,  ,  , VCC);


--V1_state_reg.S2F_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_3 at FF_X14_Y8_N9
--register power-up is low

V1_state_reg.S2F_3 = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , V1_state_reg.S2F_2,  ,  , VCC);


--V1L16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~2 at LCCOMB_X14_Y8_N8
V1L16 = (!V1_state_reg.S2F_2 & (!V1_state_reg.S2F_3 & ((K1_FIFOFULL) # (!V1_state_reg.S2F_1))));


--V1_state_reg.F2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_2 at FF_X14_Y12_N21
--register power-up is low

V1_state_reg.F2S_2 = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , V1_state_reg.F2S_1,  ,  , VCC);


--V1_state_reg.F2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_3 at FF_X14_Y12_N29
--register power-up is low

V1_state_reg.F2S_3 = DFFEAS(V1L42, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_state_reg.F2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_1 at FF_X14_Y12_N9
--register power-up is low

V1_state_reg.F2S_1 = DFFEAS(V1L14, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1L31 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr16~0 at LCCOMB_X14_Y12_N24
V1L31 = (!V1_state_reg.F2S_3 & (!V1_state_reg.F2S_1 & !V1_state_reg.F2S_2));


--V1L17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~3 at LCCOMB_X14_Y12_N14
V1L17 = (V1L14) # ((V1L15) # ((!V1L16) # (!V1L31)));


--V1_state_reg.C2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_3 at FF_X15_Y12_N1
--register power-up is low

V1_state_reg.C2S_3 = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , V1_state_reg.C2S_2,  ,  , VCC);


--V1_state_reg.S2C_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_3 at FF_X15_Y12_N11
--register power-up is low

V1_state_reg.S2C_3 = DFFEAS(V1L50, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_state_reg.S2C_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_1 at FF_X15_Y12_N7
--register power-up is low

V1_state_reg.S2C_1 = DFFEAS(V1L18, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_state_reg.S2C_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_2 at FF_X15_Y12_N13
--register power-up is low

V1_state_reg.S2C_2 = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , V1_state_reg.S2C_1,  ,  , VCC);


--V1L29 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr7~0 at LCCOMB_X15_Y12_N12
V1L29 = (V1_state_reg.S2C_3) # ((V1_state_reg.S2C_1) # ((V1_state_reg.S2C_2) # (V1_state_reg.C2S_3)));


--V1_state_reg.CPUREQ is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.CPUREQ at FF_X14_Y12_N17
--register power-up is low

V1_state_reg.CPUREQ = DFFEAS(V1L10, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_state_reg.C2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_1 at FF_X15_Y12_N17
--register power-up is low

V1_state_reg.C2S_1 = DFFEAS(V1L22, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_state_reg.C2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_2 at FF_X15_Y12_N23
--register power-up is low

V1_state_reg.C2S_2 = DFFEAS(V1L34, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_WideOr7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr7 at LCCOMB_X15_Y12_N18
V1_WideOr7 = (V1_state_reg.C2S_2) # ((V1L29) # ((V1_state_reg.CPUREQ) # (V1_state_reg.C2S_1)));


--BB1L13 is registers:u_registers|addr_decoder:u_addr_decoder|h_08~0 at LCCOMB_X17_Y14_N22
BB1L13 = (!A1L9 & (!A1L203 & (!A1L11 & !A1L189)));


--CB1L7 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~0 at LCCOMB_X17_Y13_N6
CB1L7 = (A1L5 & (!A1L183 & (!A1L3 & !A1L7)));


--CB1L8 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~1 at LCCOMB_X17_Y13_N8
CB1L8 = (BB1L13 & ((CB1L7 & (A1L30)) # (!CB1L7 & ((CB1_CNTR_O[4]))))) # (!BB1L13 & (((CB1_CNTR_O[4]))));


--V1L18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~2 at LCCOMB_X15_Y12_N6
V1L18 = (V1_state_reg.CPUREQ & A1L183);


--V1_state_reg.S2C_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_4 at FF_X15_Y12_N5
--register power-up is low

V1_state_reg.S2C_4 = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , V1_state_reg.S2C_3,  ,  , VCC);


--V1L19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~3 at LCCOMB_X15_Y12_N4
V1L19 = (!V1_state_reg.S2C_2 & (!V1_state_reg.S2C_1 & (!V1_state_reg.S2C_4 & !V1_state_reg.S2C_3)));


--V1L22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~0 at LCCOMB_X15_Y12_N16
V1L22 = (V1_state_reg.CPUREQ & !A1L183);


--V1L23 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~1 at LCCOMB_X15_Y12_N30
V1L23 = (V1_state_reg.C2S_2) # (((V1L22) # (V1_state_reg.C2S_1)) # (!V1L31));


--CB1L5 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~2 at LCCOMB_X17_Y13_N10
CB1L5 = (BB1L13 & ((CB1L7 & (A1L24)) # (!CB1L7 & ((CB1_CNTR_O[2]))))) # (!BB1L13 & (((CB1_CNTR_O[2]))));


--Q1L7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~12 at LCCOMB_X17_Y8_N24
Q1L7 = (P1_STATE[0] & !P1_STATE[1]);


--R1L58 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~13 at LCCOMB_X15_Y7_N12
R1L58 = (D1L32 & (((R1L27 & Q1L7)) # (!R1L141)));


--R1L50 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|FF~2 at LCCOMB_X17_Y8_N10
R1L50 = (P1_STATE[1]) # ((!R1L30 & ((!P1_STATE[2]) # (!Q1L14))));


--R1L59 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~14 at LCCOMB_X16_Y7_N2
R1L59 = (A1L235 & ((R1L58) # ((R1L31) # (!R1L50))));


--R1L34 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~12 at LCCOMB_X17_Y7_N16
R1L34 = (P1_STATE[0] & (Q1L14 & (!P1_STATE[2] & P1_STATE[1])));


--Q1L12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[60]~13 at LCCOMB_X17_Y7_N10
Q1L12 = (!P1_STATE[0] & (P1_STATE[1] & (P1_STATE[4] & !P1_STATE[3])));


--R1L99 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~15 at LCCOMB_X15_Y7_N2
R1L99 = (!Q1L12 & (!Q1L15 & ((K1_FIFOFULL) # (!R1L34))));


--R1L18 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~6 at LCCOMB_X15_Y7_N20
R1L18 = (R1L99 & (!Q1L9 & ((!Q1L6) # (!D1L32))));


--R1L60 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~16 at LCCOMB_X15_Y7_N18
R1L60 = ((R1L28) # (R1L59)) # (!R1L18);


--R1L61 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~17 at LCCOMB_X12_Y7_N14
R1L61 = (Q1L8) # ((R1L26 & (Q1L16 & !D1L32)));


--Q1L4 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~14 at LCCOMB_X15_Y8_N2
Q1L4 = (P1_STATE[4] & (!P1_STATE[2] & (P1_STATE[0] & P1_STATE[3])));


--R1L67 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~18 at LCCOMB_X12_Y8_N30
R1L67 = (!Q1L5 & ((R1L66) # ((!Q1L4 & !Q1L8))));


--R1L68 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~19 at LCCOMB_X15_Y7_N16
R1L68 = (Q1L16 & (!Q1L13 & ((D1L32) # (!Q1L6)))) # (!Q1L16 & (((D1L32) # (!Q1L6))));


--R1L111 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~20 at LCCOMB_X15_Y7_N30
R1L111 = (P1_STATE[3] & (Q1L7 & (A1L235 & P1_STATE[4])));


--R1L112 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~21 at LCCOMB_X16_Y8_N24
R1L112 = (D1_DSACK_LATCHED_[1] & (((!A1L215)) # (!A1L192))) # (!D1_DSACK_LATCHED_[1] & (D1_DSACK_LATCHED_[0] & ((!A1L215) # (!A1L192))));


--R1L113 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~22 at LCCOMB_X16_Y8_N26
R1L113 = (Q1L8 & (A1L235 & (!A1L115 & R1L112)));


--R1L69 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~23 at LCCOMB_X15_Y7_N24
R1L69 = (!R1L111 & (R1L68 & (!R1L113 & R1L67)));


--Q1L19 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~15 at LCCOMB_X14_Y7_N28
Q1L19 = (P1_STATE[1] & (P1_STATE[2] & ((!P1_STATE[3]) # (!P1_STATE[4]))));


--H1_A1 is registers:u_registers|A1 at FF_X17_Y13_N13
--register power-up is low

H1_A1 = DFFEAS(H1L2, !GLOBAL(U1L16), GLOBAL(A1L230),  ,  ,  ,  ,  ,  );


--R1L114 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~24 at LCCOMB_X14_Y7_N26
R1L114 = (R1L27 & (Q1L17 & (H1_A1 & Q1L13)));


--R1L62 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~25 at LCCOMB_X14_Y7_N0
R1L62 = (!R1L114 & (R1L69 & ((P1_STATE[0]) # (!Q1L19))));


--Q1L2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[27]~16 at LCCOMB_X17_Y7_N26
Q1L2 = (!K1_FIFOEMPTY & (!P1_STATE[1] & (!D1L23 & Q1L16)));


--R1L63 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~26 at LCCOMB_X17_Y7_N8
R1L63 = (!Q1L2 & (R1L44 & ((!R1L34) # (!K1_FIFOFULL))));


--R1L64 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~27 at LCCOMB_X14_Y7_N20
R1L64 = (R1L65) # (((R1L60) # (!R1L63)) # (!R1L62));


--R1L70 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~28 at LCCOMB_X12_Y7_N20
R1L70 = (DSK1_IN_ & ((Q1L4) # ((Q1L8 & A1L115))));


--R1L71 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~29 at LCCOMB_X14_Y7_N18
R1L71 = ((R1L70) # ((A1L235 & R1L77))) # (!R1L69);


--D1_DMAENA is CPU_SM:u_CPU_SM|DMAENA at FF_X17_Y7_N23
--register power-up is low

D1_DMAENA = DFFEAS( , GLOBAL(U1L20), D1_CCRESET_,  ,  , CB1_CNTR_O[8],  ,  , VCC);


--R1L72 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~30 at LCCOMB_X17_Y7_N4
R1L72 = (D1_DMAENA & (!CB1_CNTR_O[1] & !P1_STATE[1]));


--D1_DREQ_ is CPU_SM:u_CPU_SM|DREQ_ at FF_X17_Y7_N7
--register power-up is low

D1_DREQ_ = DFFEAS( , GLOBAL(U1L20), D1_CCRESET_,  ,  , DREQ_,  ,  , VCC);


--R1L73 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~31 at LCCOMB_X17_Y7_N6
R1L73 = (Q1L11 & (R1L72 & (D1_DREQ_ & !K1_FIFOEMPTY)));


--R1L74 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~32 at LCCOMB_X14_Y7_N24
R1L74 = ((!P1_STATE[0] & ((R1L73) # (Q1L19)))) # (!R1L63);


--R1L75 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~33 at LCCOMB_X14_Y7_N10
R1L75 = (R1L27 & (Q1L13 & ((!H1_A1) # (!Q1L17))));


--R1L76 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~34 at LCCOMB_X14_Y7_N14
R1L76 = (R1L75) # ((R1L71) # ((R1L74) # (!R1L9)));


--Q1L20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~17 at LCCOMB_X16_Y7_N0
Q1L20 = (R1L37 & (D1L23 & (!H1_A1 & Q1L17)));


--R1L78 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~35 at LCCOMB_X14_Y8_N26
R1L78 = ((!D1L32 & ((!A1L192) # (!A1L215)))) # (!A1L235);


--R1L79 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~36 at LCCOMB_X16_Y7_N18
R1L79 = (R1L89 & (Q1L20 & ((!M1L4)))) # (!R1L89 & ((R1L78) # ((Q1L20 & !M1L4))));


--R1L80 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~37 at LCCOMB_X12_Y8_N28
R1L80 = (A1L235 & ((Q1L5) # ((Q1L8 & D1L32))));


--R1L81 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~38 at LCCOMB_X12_Y8_N2
R1L81 = (R1L80) # ((R1L32 & ((DSK1_IN_) # (!R1L66))));


--R1L82 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~39 at LCCOMB_X16_Y7_N28
R1L82 = (R1L31) # (((!A1L235 & !R1L50)) # (!R1L132));


--R1L83 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~40 at LCCOMB_X17_Y7_N14
R1L83 = (R1L34 & ((K1_FIFOFULL) # ((P1_STATE[1] & Q1L16)))) # (!R1L34 & (P1_STATE[1] & ((Q1L16))));


--R1L84 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~41 at LCCOMB_X17_Y7_N12
R1L84 = (!P1_STATE[1] & (Q1L16 & ((K1_FIFOEMPTY) # (!D1L23))));


--R1L85 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~42 at LCCOMB_X16_Y7_N10
R1L85 = (R1L84) # ((R1L37 & (H1_A1 & Q1L17)));


--R1L86 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~43 at LCCOMB_X16_Y7_N12
R1L86 = (R1L85) # ((R1L82) # ((R1L83) # (R1L113)));


--R1L35 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~13 at LCCOMB_X16_Y9_N20
R1L35 = (P1_STATE[4] & (!P1_STATE[2] & (P1_STATE[3] & R1L26)));


--R1L87 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~44 at LCCOMB_X16_Y9_N2
R1L87 = (!R1L35 & (((!M1L4) # (!Q1L18)) # (!D1L23)));


--R1L88 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~45 at LCCOMB_X16_Y7_N16
R1L88 = (R1L86) # ((R1L79) # ((R1L81) # (!R1L87)));


--R1L36 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~14 at LCCOMB_X17_Y8_N8
R1L36 = (!P1_STATE[2] & (!P1_STATE[4] & (!P1_STATE[3] & Q1L7)));


--R1L90 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~46 at LCCOMB_X16_Y7_N14
R1L90 = (!A1L235 & ((R1L36) # ((R1L31) # (!R1L50))));


--R1L91 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~47 at LCCOMB_X16_Y7_N4
R1L91 = (R1L141 & (M1L4 & ((Q1L20)))) # (!R1L141 & ((R1L78) # ((M1L4 & Q1L20))));


--R1L123 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~0 at LCCOMB_X17_Y7_N2
R1L123 = (!Q1L12 & ((K1_FIFOFULL) # (!R1L34)));


--R1L92 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~48 at LCCOMB_X17_Y7_N20
R1L92 = (R1L90) # ((R1L91) # ((!R1L123) # (!R1L62)));


--R1L93 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~49 at LCCOMB_X12_Y7_N26
R1L93 = (Q1L8) # ((P1_STATE[0] & (!D1L32 & R1L27)));


--R1L94 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~50 at LCCOMB_X12_Y7_N28
R1L94 = (DSK1_IN_ & ((Q1L4) # ((R1L93 & A1L115))));


--R1L119 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~0 at LCCOMB_X17_Y7_N24
R1L119 = (R1L87 & ((!K1_FIFOEMPTY) # (!Q1L18)));


--R1L95 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~51 at LCCOMB_X14_Y7_N4
R1L95 = (R1L94) # (((Q1L13 & Q1L14)) # (!R1L119));


--R1L96 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~52 at LCCOMB_X14_Y7_N2
R1L96 = (R1L37 & (((!H1_A1 & !D1L23)) # (!Q1L17)));


--R1L6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BREQ_d~0 at LCCOMB_X16_Y9_N24
R1L6 = (K1_FIFOEMPTY) # ((H1_FLUSHFIFO & ((J1_BO0) # (J1_BO1))));


--D1_FLUSHFIFO is CPU_SM:u_CPU_SM|FLUSHFIFO at FF_X16_Y9_N15
--register power-up is low

D1_FLUSHFIFO = DFFEAS( , GLOBAL(U1L20), D1_CCRESET_,  ,  , H1_FLUSHFIFO,  ,  , VCC);


--Q1L1 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[7]~18 at LCCOMB_X16_Y9_N16
Q1L1 = (R1L26 & (R1L27 & (D1_DMAENA & CB1_CNTR_O[1])));


--R1L97 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~53 at LCCOMB_X16_Y9_N10
R1L97 = ((!K1_FIFOFULL & ((!R1L6) # (!D1_FLUSHFIFO)))) # (!Q1L1);


--R1L98 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~54 at LCCOMB_X14_Y7_N8
R1L98 = ((R1L96) # ((R1L95) # (R1L92))) # (!R1L97);


--R1L100 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~55 at LCCOMB_X17_Y7_N22
R1L100 = ((!CB1_CNTR_O[1] & ((K1_FIFOEMPTY) # (!D1_DREQ_)))) # (!D1_DMAENA);


--R1L101 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~56 at LCCOMB_X17_Y9_N22
R1L101 = (!P1_STATE[3] & ((P1_STATE[4] & ((R1L100))) # (!P1_STATE[4] & (R1L72))));


--R1L102 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~57 at LCCOMB_X17_Y9_N12
R1L102 = (D1_nCYCLEDONE & (!H1_A1 & D1_BGRANT_));


--R1L103 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~58 at LCCOMB_X17_Y9_N6
R1L103 = (!P1_STATE[0] & ((R1L101) # ((R1L130 & R1L102))));


--R1L104 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~59 at LCCOMB_X16_Y7_N30
R1L104 = (R1L31) # (((R1L36) # (!R1L141)) # (!R1L50));


--R1L105 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~60 at LCCOMB_X17_Y7_N18
R1L105 = (!Q1L2 & ((!R1L34) # (!K1_FIFOFULL)));


--R1L106 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~61 at LCCOMB_X16_Y7_N20
R1L106 = (((R1L104 & !A1L235)) # (!R1L105)) # (!R1L99);


--R1L115 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~62 at LCCOMB_X16_Y8_N8
R1L115 = (!D1_DSACK_LATCHED_[1] & (A1L235 & !D1_DSACK_LATCHED_[0]));


--R1L107 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~63 at LCCOMB_X17_Y8_N26
R1L107 = ((R1L27 & (P1_STATE[0] & A1L115))) # (!R1L141);


--R1L108 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~64 at LCCOMB_X16_Y8_N30
R1L108 = (Q1L4 & ((R1L115) # ((R1L112 & R1L107)))) # (!Q1L4 & (R1L112 & ((R1L107))));


--R1L109 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~65 at LCCOMB_X15_Y7_N22
R1L109 = ((R1L113) # (R1L111)) # (!R1L133);


--R1L110 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~66 at LCCOMB_X16_Y7_N6
R1L110 = (R1L103) # ((R1L106) # ((R1L108) # (R1L109)));


--D1L30 is CPU_SM:u_CPU_SM|aCYCLEDONE_~0 at LCCOMB_X14_Y8_N24
D1L30 = (A1L212 & (A1L192 & (A1L189 & A1L235)));


--D1L31 is CPU_SM:u_CPU_SM|aCYCLEDONE_~1 at LCCOMB_X14_Y8_N2
D1L31 = (A1L215 & (A1L195 & D1L30));


--J1_B is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|B at FF_X17_Y10_N23
--register power-up is low

J1_B = DFFEAS( , GLOBAL(U1L20), GLOBAL(CB1L13),  ,  , A1L93,  ,  , VCC);


--J1_S is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|S at FF_X17_Y13_N23
--register power-up is low

J1_S = DFFEAS(BB1_h_0C, GLOBAL(U1L20), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--J1L5 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~0 at LCCOMB_X17_Y10_N22
J1L5 = (J1_S & (((J1_B)))) # (!J1_S & (J1_BO1 $ ((J1_BO0))));


--BB1L12 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0 at LCCOMB_X17_Y13_N28
BB1L12 = (A1L5 & !A1L7);


--BB1_ACR_WR is registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR at LCCOMB_X17_Y13_N18
BB1_ACR_WR = (BB1L13 & (A1L3 & (!A1L183 & BB1L12)));


--F1_INCBO_o is SCSI_SM:u_SCSI_SM|INCBO_o at FF_X15_Y10_N23
--register power-up is low

F1_INCBO_o = DFFEAS(V1_INCBO, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--J1L6 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~1 at LCCOMB_X17_Y13_N20
J1L6 = (F1_INCBO_o & (J1L5)) # (!F1_INCBO_o & ((BB1_ACR_WR & (J1L5)) # (!BB1_ACR_WR & ((J1_BO1)))));


--CB1_CNTR_O[8] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8] at FF_X17_Y14_N15
--register power-up is low

CB1_CNTR_O[8] = DFFEAS(CB1L12, !GLOBAL(U1L16), GLOBAL(A1L230),  ,  ,  ,  ,  ,  );


--J1L3 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0~0 at LCCOMB_X16_Y10_N30
J1L3 = J1_BO0 $ (F1_INCBO_o);


--D1_STOPFLUSH is CPU_SM:u_CPU_SM|STOPFLUSH at FF_X17_Y9_N17
--register power-up is low

D1_STOPFLUSH = DFFEAS(R1L143, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--H1L4 is registers:u_registers|FLUSHFIFO~0 at LCCOMB_X17_Y13_N24
H1L4 = (CB1_CNTR_O[1] & (A1L3 & (A1L7 & !A1L5)));


--H1L5 is registers:u_registers|FLUSHFIFO~1 at LCCOMB_X17_Y13_N30
H1L5 = (H1L4 & ((BB1L13) # ((!D1_STOPFLUSH & H1_FLUSHFIFO)))) # (!H1L4 & (!D1_STOPFLUSH & (H1_FLUSHFIFO)));


--K1_UP[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3] at FF_X17_Y12_N31
--register power-up is low

K1_UP[3] = DFFEAS(K1L34, GLOBAL(A1L187), GLOBAL(CB1L13),  , K1L35,  ,  ,  ,  );


--K1_DOWN[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3] at FF_X17_Y12_N9
--register power-up is low

K1_DOWN[3] = DFFEAS(K1L20, GLOBAL(A1L187), GLOBAL(CB1L13),  , D1_DECFIFO,  ,  ,  ,  );


--K1_UP[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4] at FF_X17_Y12_N27
--register power-up is low

K1_UP[4] = DFFEAS(K1L36, GLOBAL(A1L187), GLOBAL(CB1L13),  , K1L35,  ,  ,  ,  );


--K1_DOWN[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2] at FF_X16_Y12_N25
--register power-up is low

K1_DOWN[2] = DFFEAS(K1L13, GLOBAL(A1L187), GLOBAL(CB1L13),  , D1_DECFIFO,  ,  ,  ,  );


--K1L12 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0 at LCCOMB_X17_Y12_N16
K1L12 = (!K1_UP[4] & (!K1_DOWN[3] & (!K1_UP[3] & !K1_DOWN[2])));


--D1_DECFIFO is CPU_SM:u_CPU_SM|DECFIFO at FF_X15_Y8_N9
--register power-up is low

D1_DECFIFO = DFFEAS(R1L15, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--K1_UP[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5] at FF_X16_Y12_N19
--register power-up is low

K1_UP[5] = DFFEAS(K1L37, GLOBAL(A1L187), GLOBAL(CB1L13),  , K1L35,  ,  ,  ,  );


--K1_DOWN[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1] at FF_X16_Y12_N9
--register power-up is low

K1_DOWN[1] = DFFEAS( , GLOBAL(A1L187), GLOBAL(CB1L13),  , D1_DECFIFO, K1L14,  ,  , VCC);


--K1L13 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1 at LCCOMB_X16_Y12_N24
K1L13 = (K1_DOWN[1]) # (K1_UP[5]);


--K1_UP[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6] at FF_X16_Y12_N27
--register power-up is low

K1_UP[6] = DFFEAS(K1L38, GLOBAL(A1L187), GLOBAL(CB1L13),  , K1L35,  ,  ,  ,  );


--K1_DOWN[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0] at FF_X16_Y12_N21
--register power-up is low

K1_DOWN[0] = DFFEAS( , GLOBAL(A1L187), GLOBAL(CB1L13),  , D1_DECFIFO, K1_UP[7],  ,  , VCC);


--K1L14 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2 at LCCOMB_X16_Y12_N20
K1L14 = (K1_UP[6]) # (K1_DOWN[0]);


--K1_UP[7] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7] at FF_X16_Y12_N23
--register power-up is low

K1_UP[7] = DFFEAS(K1L39, GLOBAL(A1L187), GLOBAL(CB1L13),  , K1L35,  ,  ,  ,  );


--K1L15 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3 at LCCOMB_X16_Y12_N12
K1L15 = (!K1_UP[7] & (D1_DECFIFO & (!K1L14 & !K1L13)));


--K1_DOWN[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5] at FF_X17_Y12_N11
--register power-up is low

K1_DOWN[5] = DFFEAS(K1L17, GLOBAL(A1L187), GLOBAL(CB1L13),  , D1_DECFIFO,  ,  ,  ,  );


--K1L16 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4 at LCCOMB_X17_Y12_N20
K1L16 = (K1_UP[1]) # (K1_DOWN[5]);


--K1_UP[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2] at FF_X17_Y12_N15
--register power-up is low

K1_UP[2] = DFFEAS(K1L41, GLOBAL(A1L187), GLOBAL(CB1L13),  , K1L35,  ,  ,  ,  );


--K1_DOWN[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4] at FF_X17_Y12_N13
--register power-up is low

K1_DOWN[4] = DFFEAS(K1L21, GLOBAL(A1L187), GLOBAL(CB1L13),  , D1_DECFIFO,  ,  ,  ,  );


--K1L17 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~5 at LCCOMB_X17_Y12_N10
K1L17 = (K1_DOWN[4]) # (K1_UP[2]);


--K1L18 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~6 at LCCOMB_X17_Y12_N18
K1L18 = (!K1L16 & (K1L12 & (!K1L17 & K1L15)));


--D1_INCFIFO is CPU_SM:u_CPU_SM|INCFIFO at FF_X15_Y8_N15
--register power-up is low

D1_INCFIFO = DFFEAS(R1L56, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--K1L19 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~7 at LCCOMB_X16_Y11_N8
K1L19 = (K1_FIFOEMPTY & (((!K1L18)))) # (!K1_FIFOEMPTY & ((D1_INCFIFO) # ((D1_DECFIFO & !K1L18))));


--R1L7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BREQ_d~1 at LCCOMB_X14_Y7_N6
R1L7 = (R1L37) # (((Q1L13 & R1L27)) # (!R1L97));


--V1_state_reg.F2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_4 at FF_X14_Y12_N23
--register power-up is low

V1_state_reg.F2S_4 = DFFEAS(V1L44, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1L12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector3~0 at LCCOMB_X14_Y12_N10
V1L12 = (V1_state_reg.F2S_4) # ((!V1_state_reg.IDLE_DMA_RD & (!CB1_CNTR_O[1] & !F1_CCPUREQ)));


--DREQ_ is DREQ_ at LCCOMB_X17_Y10_N28
DREQ_ = (!A1L209 & CB1_CNTR_O[8]);


--CB1L3 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~3 at LCCOMB_X17_Y13_N0
CB1L3 = (BB1L13 & ((CB1L7 & (A1L21)) # (!CB1L7 & ((CB1_CNTR_O[1]))))) # (!BB1L13 & (((CB1_CNTR_O[1]))));


--BB1L14 is registers:u_registers|addr_decoder:u_addr_decoder|h_58~0 at LCCOMB_X17_Y14_N10
BB1L14 = (!A1L189 & (!A1L203 & (A1L11 & !A1L9)));


--BB1_WDREGREQ is registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ at LCCOMB_X16_Y11_N30
BB1_WDREGREQ = (BB1L14 & !A1L7);


--F1_RDFIFO_d is SCSI_SM:u_SCSI_SM|RDFIFO_d at FF_X15_Y10_N25
--register power-up is low

F1_RDFIFO_d = DFFEAS(V1L2, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1L12 is SCSI_SM:u_SCSI_SM|RDFIFO_o~0 at LCCOMB_X16_Y10_N28
F1L12 = (F1_RDFIFO_o) # ((!D1_INCFIFO & F1_RDFIFO_d));


--F1_RIFIFO_d is SCSI_SM:u_SCSI_SM|RIFIFO_d at FF_X15_Y10_N15
--register power-up is low

F1_RIFIFO_d = DFFEAS(V1L3, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1L16 is SCSI_SM:u_SCSI_SM|RIFIFO_o~0 at LCCOMB_X16_Y10_N18
F1L16 = (!D1_INCFIFO & ((F1_RIFIFO_o) # ((F1_RIFIFO_d & !F1_RDFIFO_d))));


--K1L23 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL~0 at LCCOMB_X15_Y10_N28
K1L23 = (D1_INCFIFO & (K1L14 & ((!K1_FIFOFULL) # (!D1_DECFIFO)))) # (!D1_INCFIFO & (!D1_DECFIFO & (K1_FIFOFULL)));


--V1L6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0 at LCCOMB_X14_Y12_N2
V1L6 = (CB1_CNTR_O[1] & (!V1_state_reg.IDLE_DMA_RD & ((K1_FIFOFULL) # (!V1L5))));


--V1_state_reg.S2F_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_4 at FF_X14_Y12_N7
--register power-up is low

V1_state_reg.S2F_4 = DFFEAS(V1L58, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_state_reg.C2S_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_5 at FF_X14_Y12_N1
--register power-up is low

V1_state_reg.C2S_5 = DFFEAS(V1L11, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1_state_reg.S2C_6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_6 at FF_X15_Y12_N27
--register power-up is low

V1_state_reg.S2C_6 = DFFEAS(V1L13, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_CDSACK_ is SCSI_SM:u_SCSI_SM|CDSACK_ at FF_X14_Y12_N31
--register power-up is low

F1_CDSACK_ = DFFEAS( , !GLOBAL(U1L20), D1_CCRESET_,  ,  , F1_nLS2CPU,  ,  , VCC);


--V1L7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1 at LCCOMB_X14_Y12_N30
V1L7 = (V1_state_reg.S2F_4) # ((!F1_CDSACK_ & ((V1_state_reg.C2S_5) # (V1_state_reg.S2C_6))));


--V1L8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2 at LCCOMB_X14_Y12_N18
V1L8 = (V1_state_reg.IDLE_DMA_WR & ((F1_RDFIFO_o) # (!V1L4)));


--V1L9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3 at LCCOMB_X14_Y12_N4
V1L9 = (!V1L7 & ((F1_CCPUREQ) # ((!V1L6 & !V1L8))));


--V1L10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0 at LCCOMB_X14_Y12_N16
V1L10 = (F1_CCPUREQ & ((V1_state_reg.IDLE_DMA_WR) # (!V1_state_reg.IDLE_DMA_RD)));


--AS_O_ is AS_O_ at FF_X17_Y3_N15
--register power-up is low

AS_O_ = DFFEAS(A1L13, !GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--DS_O_ is DS_O_ at FF_X16_Y6_N25
--register power-up is low

DS_O_ = DFFEAS(A1L118, !GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--EB1_REG_DSK_ is registers:u_registers|registers_term:u_registers_term|REG_DSK_ at FF_X17_Y14_N7
--register power-up is low

EB1_REG_DSK_ = DFFEAS(EB1L2, GLOBAL(U1L16), !A1L189,  ,  ,  ,  ,  ,  );


--F1_nLS2CPU is SCSI_SM:u_SCSI_SM|nLS2CPU at FF_X15_Y12_N29
--register power-up is low

F1_nLS2CPU = DFFEAS(F1L22, GLOBAL(U1L20), !A1L189,  ,  ,  ,  ,  ,  );


--dsack_int is dsack_int at LCCOMB_X17_Y10_N24
dsack_int = (!F1_nLS2CPU & !EB1_REG_DSK_);


--X1_LD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0] at FF_X14_Y11_N25
--register power-up is low

X1_LD_LATCH[0] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[0],  ,  , VCC);


--H1_SSPBDAT[0] is registers:u_registers|SSPBDAT[0] at FF_X15_Y13_N5
--register power-up is low

H1_SSPBDAT[0] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L18,  ,  , VCC);


--BB1L3 is registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT~2 at LCCOMB_X17_Y14_N28
BB1L3 = (A1L5 & A1L7);


--BB1L5 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0 at LCCOMB_X16_Y14_N26
BB1L5 = (A1L3 & (BB1L13 & (BB1L3 & A1L183)));


--BB1L6 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_RD_~0 at LCCOMB_X16_Y14_N30
BB1L6 = (A1L183 & (!A1L3 & (BB1L3 & BB1L14)));


--X1L1 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~2 at LCCOMB_X15_Y14_N16
X1L1 = (BB1L6 & (H1_SSPBDAT[0])) # (!BB1L6 & (((BB1L5 & DB1L4))));


--D1_F2CPUL is CPU_SM:u_CPU_SM|F2CPUL at FF_X12_Y8_N1
--register power-up is low

D1_F2CPUL = DFFEAS(R1L49, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_S2CPU_o is SCSI_SM:u_SCSI_SM|S2CPU_o at FF_X15_Y12_N25
--register power-up is low

F1_S2CPU_o = DFFEAS(V1L21, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--X1L2 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~3 at LCCOMB_X14_Y11_N24
X1L2 = (!F1_S2CPU_o & ((D1_F2CPUL & (X1_LD_LATCH[0])) # (!D1_F2CPUL & ((X1L1)))));


--Y1_SCSI_DATA_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0] at FF_X11_Y9_N9
--register power-up is low

Y1_SCSI_DATA_LATCHED[0] = DFFEAS( , !GLOBAL(A1L187), F1_S2CPU_o,  , F1_nLS2CPU, A1L135,  ,  , VCC);


--X1L3 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~4 at LCCOMB_X11_Y9_N22
X1L3 = (X1L2) # ((Y1_SCSI_DATA_LATCHED[0] & F1_S2CPU_o));


--BB1_h_0C is registers:u_registers|addr_decoder:u_addr_decoder|h_0C at LCCOMB_X17_Y13_N22
BB1_h_0C = (A1L5 & (!A1L7 & (A1L3 & BB1L13)));


--A1L113 is DATA_IO~64 at LCCOMB_X17_Y10_N26
A1L113 = (D1_BGACK) # ((A1L183 & !BB1_h_0C));


--Y1_SCSI_DATA_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1] at FF_X11_Y9_N13
--register power-up is low

Y1_SCSI_DATA_LATCHED[1] = DFFEAS( , !GLOBAL(A1L187), F1_S2CPU_o,  , F1_nLS2CPU, A1L138,  ,  , VCC);


--H1_SSPBDAT[1] is registers:u_registers|SSPBDAT[1] at FF_X14_Y13_N25
--register power-up is low

H1_SSPBDAT[1] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L21,  ,  , VCC);


--X1L4 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~5 at LCCOMB_X14_Y13_N22
X1L4 = (BB1L6 & H1_SSPBDAT[1]);


--X1L5 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~6 at LCCOMB_X17_Y13_N14
X1L5 = (BB1L13 & (A1L183 & (!A1L3 & BB1L12)));


--BB1L9 is registers:u_registers|addr_decoder:u_addr_decoder|WTC_RD_~0 at LCCOMB_X17_Y13_N16
BB1L9 = (!A1L5 & !A1L7);


--BB1L10 is registers:u_registers|addr_decoder:u_addr_decoder|WTC_RD_~1 at LCCOMB_X17_Y13_N2
BB1L10 = (BB1L13 & (A1L183 & (A1L3 & BB1L9)));


--X1L6 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~7 at LCCOMB_X14_Y14_N20
X1L6 = (D1_F2CPUL) # ((!BB1L5 & (X1L5 & !BB1L10)));


--X1L7 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~8 at LCCOMB_X14_Y14_N10
X1L7 = (D1_F2CPUL) # ((BB1L5) # (BB1L10));


--X1L8 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~9 at LCCOMB_X14_Y10_N12
X1L8 = (!X1L7 & ((!BB1L6) # (!X1L6)));


--X1_LD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1] at FF_X14_Y10_N3
--register power-up is low

X1_LD_LATCH[1] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[1],  ,  , VCC);


--X1L9 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~10 at LCCOMB_X17_Y13_N4
X1L9 = (A1L183 & ((A1L7 & ((BB1L14))) # (!A1L7 & (BB1L13))));


--X1L10 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~11 at LCCOMB_X17_Y13_N26
X1L10 = (BB1L10) # ((!A1L3 & (X1L9 & A1L5)));


--X1L11 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~12 at LCCOMB_X17_Y14_N16
X1L11 = (!X1L10 & DB1L9);


--X1L12 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~13 at LCCOMB_X14_Y10_N2
X1L12 = (X1L7 & ((X1L6 & (X1_LD_LATCH[1])) # (!X1L6 & ((X1L11))))) # (!X1L7 & (!X1L6));


--X1L13 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~14 at LCCOMB_X14_Y10_N20
X1L13 = (X1L8 & ((X1L12 & ((X1L4))) # (!X1L12 & (CB1_CNTR_O[1])))) # (!X1L8 & (X1L12));


--X1L14 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~15 at LCCOMB_X11_Y9_N6
X1L14 = (F1_S2CPU_o & (Y1_SCSI_DATA_LATCHED[1])) # (!F1_S2CPU_o & ((X1L13)));


--X1_LD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2] at FF_X11_Y9_N5
--register power-up is low

X1_LD_LATCH[2] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[2],  ,  , VCC);


--H1_SSPBDAT[2] is registers:u_registers|SSPBDAT[2] at FF_X15_Y13_N23
--register power-up is low

H1_SSPBDAT[2] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L24,  ,  , VCC);


--X1L15 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~16 at LCCOMB_X15_Y13_N22
X1L15 = (BB1L6 & (((H1_SSPBDAT[2])))) # (!BB1L6 & (CB1_CNTR_O[2] & ((X1L5))));


--X1L16 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~17 at LCCOMB_X11_Y9_N4
X1L16 = (!F1_S2CPU_o & ((D1_F2CPUL & ((X1_LD_LATCH[2]))) # (!D1_F2CPUL & (X1L15))));


--Y1_SCSI_DATA_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2] at FF_X11_Y9_N3
--register power-up is low

Y1_SCSI_DATA_LATCHED[2] = DFFEAS( , !GLOBAL(A1L187), F1_S2CPU_o,  , F1_nLS2CPU, A1L141,  ,  , VCC);


--X1L17 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~18 at LCCOMB_X11_Y9_N16
X1L17 = (X1L16) # ((F1_S2CPU_o & Y1_SCSI_DATA_LATCHED[2]));


--Y1_SCSI_DATA_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3] at FF_X11_Y9_N31
--register power-up is low

Y1_SCSI_DATA_LATCHED[3] = DFFEAS( , !GLOBAL(A1L187), F1_S2CPU_o,  , F1_nLS2CPU, A1L144,  ,  , VCC);


--X1_LD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3] at FF_X14_Y10_N31
--register power-up is low

X1_LD_LATCH[3] = DFFEAS(X1L91, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[3] is registers:u_registers|SSPBDAT[3] at FF_X15_Y9_N13
--register power-up is low

H1_SSPBDAT[3] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L27,  ,  , VCC);


--X1L18 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~19 at LCCOMB_X15_Y9_N12
X1L18 = (D1_F2CPUL & (((X1_LD_LATCH[3])))) # (!D1_F2CPUL & (BB1L6 & ((H1_SSPBDAT[3]))));


--X1L19 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~20 at LCCOMB_X11_Y9_N24
X1L19 = (F1_S2CPU_o & (Y1_SCSI_DATA_LATCHED[3])) # (!F1_S2CPU_o & ((X1L18)));


--Y1_SCSI_DATA_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4] at FF_X11_Y9_N15
--register power-up is low

Y1_SCSI_DATA_LATCHED[4] = DFFEAS( , !GLOBAL(A1L187), F1_S2CPU_o,  , F1_nLS2CPU, A1L147,  ,  , VCC);


--H1_SSPBDAT[4] is registers:u_registers|SSPBDAT[4] at FF_X14_Y13_N9
--register power-up is low

H1_SSPBDAT[4] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L30,  ,  , VCC);


--X1L20 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~21 at LCCOMB_X14_Y13_N8
X1L20 = (BB1L6 & H1_SSPBDAT[4]);


--X1_LD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4] at FF_X14_Y10_N1
--register power-up is low

X1_LD_LATCH[4] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[4],  ,  , VCC);


--DB1_INT_P is registers:u_registers|registers_istr:u_registers_istr|INT_P at FF_X16_Y14_N19
--register power-up is low

DB1_INT_P = DFFEAS( , !GLOBAL(U1L16), !DB1L16,  , BB1L5, DB1L15,  ,  , VCC);


--X1L21 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~22 at LCCOMB_X17_Y14_N18
X1L21 = (!X1L10 & DB1_INT_P);


--X1L22 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~23 at LCCOMB_X14_Y10_N0
X1L22 = (X1L7 & ((X1L6 & (X1_LD_LATCH[4])) # (!X1L6 & ((X1L21))))) # (!X1L7 & (!X1L6));


--X1L23 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~24 at LCCOMB_X14_Y10_N14
X1L23 = (X1L8 & ((X1L22 & (X1L20)) # (!X1L22 & ((CB1_CNTR_O[4]))))) # (!X1L8 & (((X1L22))));


--X1L24 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~25 at LCCOMB_X11_Y9_N28
X1L24 = (F1_S2CPU_o & ((Y1_SCSI_DATA_LATCHED[4]))) # (!F1_S2CPU_o & (X1L23));


--H1_SSPBDAT[5] is registers:u_registers|SSPBDAT[5] at FF_X15_Y13_N17
--register power-up is low

H1_SSPBDAT[5] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L33,  ,  , VCC);


--DB1_E_INT is registers:u_registers|registers_istr:u_registers_istr|E_INT at FF_X16_Y14_N5
--register power-up is low

DB1_E_INT = DFFEAS( , !GLOBAL(U1L16), !DB1L16,  , BB1L5, A1L128,  ,  , VCC);


--H1L6 is registers:u_registers|Mux3~0 at LCCOMB_X15_Y14_N30
H1L6 = (DB1_E_INT & !BB1L6);


--X1L31 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~26 at LCCOMB_X15_Y14_N8
X1L31 = (!F1_S2CPU_o & (!D1_F2CPUL & ((BB1L5) # (BB1L6))));


--X1_LD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5] at FF_X14_Y13_N15
--register power-up is low

X1_LD_LATCH[5] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[5],  ,  , VCC);


--Y1_SCSI_DATA_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5] at FF_X11_Y9_N11
--register power-up is low

Y1_SCSI_DATA_LATCHED[5] = DFFEAS( , !GLOBAL(A1L187), F1_S2CPU_o,  , F1_nLS2CPU, A1L150,  ,  , VCC);


--X1L32 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~27 at LCCOMB_X14_Y13_N16
X1L32 = (!D1_F2CPUL & !F1_S2CPU_o);


--X1L33 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~28 at LCCOMB_X14_Y14_N24
X1L33 = (F1_S2CPU_o) # ((!D1_F2CPUL & BB1L5));


--X1L25 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~29 at LCCOMB_X14_Y13_N14
X1L25 = (X1L32 & (((X1L33)))) # (!X1L32 & ((X1L33 & (Y1_SCSI_DATA_LATCHED[5])) # (!X1L33 & ((X1_LD_LATCH[5])))));


--X1L26 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~30 at LCCOMB_X15_Y13_N16
X1L26 = (X1L25 & (((H1L6)) # (!X1L31))) # (!X1L25 & (X1L31 & (H1_SSPBDAT[5])));


--X1L27 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~31 at LCCOMB_X15_Y13_N10
X1L27 = (X1L37 & X1L26);


--H1_SSPBDAT[6] is registers:u_registers|SSPBDAT[6] at FF_X15_Y13_N9
--register power-up is low

H1_SSPBDAT[6] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L36,  ,  , VCC);


--X1_LD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6] at FF_X14_Y13_N11
--register power-up is low

X1_LD_LATCH[6] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[6],  ,  , VCC);


--Y1_SCSI_DATA_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6] at FF_X11_Y10_N17
--register power-up is low

Y1_SCSI_DATA_LATCHED[6] = DFFEAS( , !GLOBAL(A1L187), F1_S2CPU_o,  , F1_nLS2CPU, A1L153,  ,  , VCC);


--X1L28 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~32 at LCCOMB_X14_Y13_N10
X1L28 = (X1L33 & ((Y1_SCSI_DATA_LATCHED[6]) # ((X1L32)))) # (!X1L33 & (((X1_LD_LATCH[6] & !X1L32))));


--X1L29 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~33 at LCCOMB_X15_Y13_N8
X1L29 = (X1L28 & (((H1L6)) # (!X1L31))) # (!X1L28 & (X1L31 & (H1_SSPBDAT[6])));


--X1L30 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~34 at LCCOMB_X14_Y13_N24
X1L30 = (X1L37 & X1L29);


--H1_SSPBDAT[7] is registers:u_registers|SSPBDAT[7] at FF_X15_Y13_N27
--register power-up is low

H1_SSPBDAT[7] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L39,  ,  , VCC);


--X1_LD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7] at FF_X14_Y13_N13
--register power-up is low

X1_LD_LATCH[7] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[7],  ,  , VCC);


--Y1_SCSI_DATA_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7] at FF_X11_Y9_N21
--register power-up is low

Y1_SCSI_DATA_LATCHED[7] = DFFEAS( , !GLOBAL(A1L187), F1_S2CPU_o,  , F1_nLS2CPU, A1L156,  ,  , VCC);


--X1L34 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~35 at LCCOMB_X14_Y13_N12
X1L34 = (X1L33 & ((Y1_SCSI_DATA_LATCHED[7]) # ((X1L32)))) # (!X1L33 & (((X1_LD_LATCH[7] & !X1L32))));


--X1L35 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~36 at LCCOMB_X15_Y13_N26
X1L35 = (X1L34 & (((H1L6)) # (!X1L31))) # (!X1L34 & (X1L31 & (H1_SSPBDAT[7])));


--X1L36 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~37 at LCCOMB_X15_Y13_N4
X1L36 = (X1L35 & X1L37);


--X1_LD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8] at FF_X14_Y14_N27
--register power-up is low

X1_LD_LATCH[8] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[8],  ,  , VCC);


--H1_SSPBDAT[8] is registers:u_registers|SSPBDAT[8] at FF_X15_Y13_N1
--register power-up is low

H1_SSPBDAT[8] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L42,  ,  , VCC);


--X1L38 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~38 at LCCOMB_X15_Y13_N0
X1L38 = (BB1L6 & (((H1_SSPBDAT[8])))) # (!BB1L6 & (CB1_CNTR_O[8] & ((X1L5))));


--X1L39 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~39 at LCCOMB_X14_Y14_N26
X1L39 = (!F1_S2CPU_o & ((D1_F2CPUL & (X1_LD_LATCH[8])) # (!D1_F2CPUL & ((X1L38)))));


--H1_SSPBDAT[9] is registers:u_registers|SSPBDAT[9] at FF_X15_Y13_N19
--register power-up is low

H1_SSPBDAT[9] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L45,  ,  , VCC);


--X1L40 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~40 at LCCOMB_X15_Y13_N18
X1L40 = (!D1_F2CPUL & (BB1L6 & (H1_SSPBDAT[9] & !F1_S2CPU_o)));


--X1_LD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9] at FF_X14_Y13_N27
--register power-up is low

X1_LD_LATCH[9] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[9],  ,  , VCC);


--X1L41 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~41 at LCCOMB_X14_Y13_N26
X1L41 = (!F1_S2CPU_o & ((X1L40) # ((X1_LD_LATCH[9] & D1_F2CPUL))));


--H1_SSPBDAT[10] is registers:u_registers|SSPBDAT[10] at FF_X15_Y13_N13
--register power-up is low

H1_SSPBDAT[10] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L48,  ,  , VCC);


--X1L42 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~42 at LCCOMB_X15_Y13_N12
X1L42 = (!D1_F2CPUL & (BB1L6 & (H1_SSPBDAT[10] & !F1_S2CPU_o)));


--X1_LD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10] at FF_X14_Y14_N1
--register power-up is low

X1_LD_LATCH[10] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[10],  ,  , VCC);


--X1L43 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~43 at LCCOMB_X14_Y14_N0
X1L43 = (!F1_S2CPU_o & ((X1L42) # ((D1_F2CPUL & X1_LD_LATCH[10]))));


--H1_SSPBDAT[11] is registers:u_registers|SSPBDAT[11] at FF_X15_Y13_N7
--register power-up is low

H1_SSPBDAT[11] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L51,  ,  , VCC);


--X1L44 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~44 at LCCOMB_X15_Y13_N6
X1L44 = (!D1_F2CPUL & (BB1L6 & (H1_SSPBDAT[11] & !F1_S2CPU_o)));


--X1_LD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11] at FF_X14_Y14_N15
--register power-up is low

X1_LD_LATCH[11] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[11],  ,  , VCC);


--X1L45 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~45 at LCCOMB_X14_Y14_N14
X1L45 = (!F1_S2CPU_o & ((X1L44) # ((D1_F2CPUL & X1_LD_LATCH[11]))));


--H1_SSPBDAT[12] is registers:u_registers|SSPBDAT[12] at FF_X15_Y13_N25
--register power-up is low

H1_SSPBDAT[12] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L54,  ,  , VCC);


--X1L46 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~46 at LCCOMB_X15_Y13_N24
X1L46 = (!D1_F2CPUL & (BB1L6 & (H1_SSPBDAT[12] & !F1_S2CPU_o)));


--X1_LD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12] at FF_X11_Y9_N27
--register power-up is low

X1_LD_LATCH[12] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[12],  ,  , VCC);


--X1L47 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~47 at LCCOMB_X11_Y9_N26
X1L47 = (!F1_S2CPU_o & ((X1L46) # ((D1_F2CPUL & X1_LD_LATCH[12]))));


--H1_SSPBDAT[13] is registers:u_registers|SSPBDAT[13] at FF_X16_Y13_N11
--register power-up is low

H1_SSPBDAT[13] = DFFEAS(H1L22, !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR,  ,  ,  ,  );


--X1L48 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~48 at LCCOMB_X14_Y11_N2
X1L48 = (!D1_F2CPUL & (!F1_S2CPU_o & (BB1L6 & H1_SSPBDAT[13])));


--X1_LD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13] at FF_X14_Y11_N17
--register power-up is low

X1_LD_LATCH[13] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[13],  ,  , VCC);


--X1L49 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~49 at LCCOMB_X14_Y11_N16
X1L49 = (!F1_S2CPU_o & ((X1L48) # ((D1_F2CPUL & X1_LD_LATCH[13]))));


--H1_SSPBDAT[14] is registers:u_registers|SSPBDAT[14] at FF_X14_Y13_N17
--register power-up is low

H1_SSPBDAT[14] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L60,  ,  , VCC);


--X1L50 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~50 at LCCOMB_X14_Y11_N10
X1L50 = (!D1_F2CPUL & (!F1_S2CPU_o & (BB1L6 & H1_SSPBDAT[14])));


--X1_LD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14] at FF_X14_Y11_N13
--register power-up is low

X1_LD_LATCH[14] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[14],  ,  , VCC);


--X1L51 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~51 at LCCOMB_X14_Y11_N12
X1L51 = (!F1_S2CPU_o & ((X1L50) # ((D1_F2CPUL & X1_LD_LATCH[14]))));


--H1_SSPBDAT[15] is registers:u_registers|SSPBDAT[15] at FF_X14_Y13_N5
--register power-up is low

H1_SSPBDAT[15] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L63,  ,  , VCC);


--X1L52 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~52 at LCCOMB_X14_Y13_N4
X1L52 = (!F1_S2CPU_o & (BB1L6 & (H1_SSPBDAT[15] & !D1_F2CPUL)));


--X1_LD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15] at FF_X14_Y11_N31
--register power-up is low

X1_LD_LATCH[15] = DFFEAS( , GLOBAL(U1L20),  ,  , D1_PAS, C1_FIFO_OD[15],  ,  , VCC);


--X1L53 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~53 at LCCOMB_X14_Y11_N30
X1L53 = (!F1_S2CPU_o & ((X1L52) # ((D1_F2CPUL & X1_LD_LATCH[15]))));


--X1_UD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0] at FF_X11_Y7_N21
--register power-up is low

X1_UD_LATCH[0] = DFFEAS(X1L121, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[16] is registers:u_registers|SSPBDAT[16] at FF_X14_Y9_N5
--register power-up is low

H1_SSPBDAT[16] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L66,  ,  , VCC);


--D1_F2CPUH is CPU_SM:u_CPU_SM|F2CPUH at FF_X17_Y8_N1
--register power-up is low

D1_F2CPUH = DFFEAS(R1L41, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--X1L54 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~54 at LCCOMB_X14_Y9_N4
X1L54 = (D1_F2CPUH & (X1_UD_LATCH[0])) # (!D1_F2CPUH & (((H1_SSPBDAT[16] & BB1L6))));


--X1L55 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~55 at LCCOMB_X11_Y9_N8
X1L55 = (F1_S2CPU_o & ((Y1_SCSI_DATA_LATCHED[0]))) # (!F1_S2CPU_o & (X1L54));


--X1_UD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1] at FF_X14_Y10_N5
--register power-up is low

X1_UD_LATCH[1] = DFFEAS(X1L122, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[17] is registers:u_registers|SSPBDAT[17] at FF_X14_Y9_N23
--register power-up is low

H1_SSPBDAT[17] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L69,  ,  , VCC);


--X1L56 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~56 at LCCOMB_X14_Y9_N22
X1L56 = (D1_F2CPUH & (X1_UD_LATCH[1])) # (!D1_F2CPUH & (((H1_SSPBDAT[17] & BB1L6))));


--X1L57 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~57 at LCCOMB_X11_Y9_N12
X1L57 = (F1_S2CPU_o & (Y1_SCSI_DATA_LATCHED[1])) # (!F1_S2CPU_o & ((X1L56)));


--X1_UD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2] at FF_X11_Y9_N1
--register power-up is low

X1_UD_LATCH[2] = DFFEAS(X1L123, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[18] is registers:u_registers|SSPBDAT[18] at FF_X14_Y9_N1
--register power-up is low

H1_SSPBDAT[18] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L72,  ,  , VCC);


--X1L58 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~58 at LCCOMB_X14_Y9_N0
X1L58 = (D1_F2CPUH & (X1_UD_LATCH[2])) # (!D1_F2CPUH & (((H1_SSPBDAT[18] & BB1L6))));


--X1L59 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~59 at LCCOMB_X11_Y9_N2
X1L59 = (F1_S2CPU_o & (Y1_SCSI_DATA_LATCHED[2])) # (!F1_S2CPU_o & ((X1L58)));


--X1_UD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3] at FF_X14_Y10_N7
--register power-up is low

X1_UD_LATCH[3] = DFFEAS(X1L124, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[19] is registers:u_registers|SSPBDAT[19] at FF_X14_Y13_N7
--register power-up is low

H1_SSPBDAT[19] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L75,  ,  , VCC);


--X1L60 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~60 at LCCOMB_X14_Y13_N6
X1L60 = (D1_F2CPUH & (((X1_UD_LATCH[3])))) # (!D1_F2CPUH & (BB1L6 & ((H1_SSPBDAT[19]))));


--X1L61 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~61 at LCCOMB_X11_Y9_N30
X1L61 = (F1_S2CPU_o & (Y1_SCSI_DATA_LATCHED[3])) # (!F1_S2CPU_o & ((X1L60)));


--X1_UD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4] at FF_X11_Y7_N31
--register power-up is low

X1_UD_LATCH[4] = DFFEAS(X1L125, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[20] is registers:u_registers|SSPBDAT[20] at FF_X14_Y13_N23
--register power-up is low

H1_SSPBDAT[20] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L78,  ,  , VCC);


--X1L62 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~62 at LCCOMB_X15_Y9_N14
X1L62 = (D1_F2CPUH & (((X1_UD_LATCH[4])))) # (!D1_F2CPUH & (H1_SSPBDAT[20] & ((BB1L6))));


--X1L63 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~63 at LCCOMB_X11_Y9_N14
X1L63 = (F1_S2CPU_o & (Y1_SCSI_DATA_LATCHED[4])) # (!F1_S2CPU_o & ((X1L62)));


--X1_UD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5] at FF_X14_Y13_N21
--register power-up is low

X1_UD_LATCH[5] = DFFEAS(X1L126, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[21] is registers:u_registers|SSPBDAT[21] at FF_X14_Y13_N3
--register power-up is low

H1_SSPBDAT[21] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L81,  ,  , VCC);


--X1L64 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~64 at LCCOMB_X14_Y13_N2
X1L64 = (D1_F2CPUH & (((X1_UD_LATCH[5])))) # (!D1_F2CPUH & (BB1L6 & (H1_SSPBDAT[21])));


--X1L65 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~65 at LCCOMB_X11_Y9_N10
X1L65 = (F1_S2CPU_o & (Y1_SCSI_DATA_LATCHED[5])) # (!F1_S2CPU_o & ((X1L64)));


--X1_UD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6] at FF_X11_Y7_N1
--register power-up is low

X1_UD_LATCH[6] = DFFEAS(X1L127, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[22] is registers:u_registers|SSPBDAT[22] at FF_X14_Y13_N29
--register power-up is low

H1_SSPBDAT[22] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L84,  ,  , VCC);


--X1L66 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~66 at LCCOMB_X14_Y13_N28
X1L66 = (D1_F2CPUH & (((X1_UD_LATCH[6])))) # (!D1_F2CPUH & (BB1L6 & ((H1_SSPBDAT[22]))));


--X1L67 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~67 at LCCOMB_X11_Y10_N16
X1L67 = (F1_S2CPU_o & ((Y1_SCSI_DATA_LATCHED[6]))) # (!F1_S2CPU_o & (X1L66));


--X1_UD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7] at FF_X14_Y11_N21
--register power-up is low

X1_UD_LATCH[7] = DFFEAS(X1L128, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--H1_SSPBDAT[23] is registers:u_registers|SSPBDAT[23] at FF_X14_Y13_N19
--register power-up is low

H1_SSPBDAT[23] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L87,  ,  , VCC);


--X1L68 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~68 at LCCOMB_X14_Y13_N18
X1L68 = (D1_F2CPUH & (X1_UD_LATCH[7])) # (!D1_F2CPUH & (((BB1L6 & H1_SSPBDAT[23]))));


--X1L69 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~69 at LCCOMB_X11_Y9_N20
X1L69 = (F1_S2CPU_o & ((Y1_SCSI_DATA_LATCHED[7]))) # (!F1_S2CPU_o & (X1L68));


--H1_SSPBDAT[24] is registers:u_registers|SSPBDAT[24] at FF_X14_Y13_N1
--register power-up is low

H1_SSPBDAT[24] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L90,  ,  , VCC);


--X1L70 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~70 at LCCOMB_X14_Y13_N0
X1L70 = (!F1_S2CPU_o & (BB1L6 & (H1_SSPBDAT[24] & !D1_F2CPUH)));


--X1_UD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8] at FF_X14_Y14_N9
--register power-up is low

X1_UD_LATCH[8] = DFFEAS(X1L129, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--X1L71 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~71 at LCCOMB_X14_Y14_N6
X1L71 = (!F1_S2CPU_o & ((X1L70) # ((X1_UD_LATCH[8] & D1_F2CPUH))));


--H1_SSPBDAT[25] is registers:u_registers|SSPBDAT[25] at FF_X15_Y13_N3
--register power-up is low

H1_SSPBDAT[25] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L93,  ,  , VCC);


--X1L72 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~72 at LCCOMB_X15_Y13_N2
X1L72 = (!F1_S2CPU_o & (BB1L6 & (H1_SSPBDAT[25] & !D1_F2CPUH)));


--X1_UD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9] at FF_X12_Y6_N21
--register power-up is low

X1_UD_LATCH[9] = DFFEAS(X1L130, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--X1L73 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~73 at LCCOMB_X12_Y8_N14
X1L73 = (!F1_S2CPU_o & ((X1L72) # ((X1_UD_LATCH[9] & D1_F2CPUH))));


--H1_SSPBDAT[26] is registers:u_registers|SSPBDAT[26] at FF_X15_Y13_N29
--register power-up is low

H1_SSPBDAT[26] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L96,  ,  , VCC);


--X1L74 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~74 at LCCOMB_X15_Y13_N28
X1L74 = (!F1_S2CPU_o & (BB1L6 & (H1_SSPBDAT[26] & !D1_F2CPUH)));


--X1_UD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10] at FF_X14_Y14_N13
--register power-up is low

X1_UD_LATCH[10] = DFFEAS(X1L131, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--X1L75 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~75 at LCCOMB_X14_Y14_N18
X1L75 = (!F1_S2CPU_o & ((X1L74) # ((X1_UD_LATCH[10] & D1_F2CPUH))));


--H1_SSPBDAT[27] is registers:u_registers|SSPBDAT[27] at FF_X15_Y13_N31
--register power-up is low

H1_SSPBDAT[27] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L99,  ,  , VCC);


--X1L76 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~76 at LCCOMB_X15_Y13_N30
X1L76 = (!F1_S2CPU_o & (BB1L6 & (H1_SSPBDAT[27] & !D1_F2CPUH)));


--X1_UD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11] at FF_X14_Y14_N5
--register power-up is low

X1_UD_LATCH[11] = DFFEAS(X1L132, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--X1L77 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~77 at LCCOMB_X14_Y14_N22
X1L77 = (!F1_S2CPU_o & ((X1L76) # ((D1_F2CPUH & X1_UD_LATCH[11]))));


--H1_SSPBDAT[28] is registers:u_registers|SSPBDAT[28] at FF_X15_Y13_N21
--register power-up is low

H1_SSPBDAT[28] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L102,  ,  , VCC);


--X1L78 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~78 at LCCOMB_X15_Y13_N20
X1L78 = (!F1_S2CPU_o & (BB1L6 & (H1_SSPBDAT[28] & !D1_F2CPUH)));


--X1_UD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12] at FF_X12_Y6_N3
--register power-up is low

X1_UD_LATCH[12] = DFFEAS(X1L133, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--X1L79 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~79 at LCCOMB_X12_Y8_N12
X1L79 = (!F1_S2CPU_o & ((X1L78) # ((D1_F2CPUH & X1_UD_LATCH[12]))));


--H1_SSPBDAT[29] is registers:u_registers|SSPBDAT[29] at FF_X14_Y13_N31
--register power-up is low

H1_SSPBDAT[29] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L105,  ,  , VCC);


--X1L80 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~80 at LCCOMB_X14_Y13_N30
X1L80 = (!F1_S2CPU_o & (BB1L6 & (H1_SSPBDAT[29] & !D1_F2CPUH)));


--X1_UD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13] at FF_X14_Y11_N27
--register power-up is low

X1_UD_LATCH[13] = DFFEAS(X1L134, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--X1L81 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~81 at LCCOMB_X14_Y11_N4
X1L81 = (!F1_S2CPU_o & ((X1L80) # ((X1_UD_LATCH[13] & D1_F2CPUH))));


--H1_SSPBDAT[30] is registers:u_registers|SSPBDAT[30] at FF_X15_Y13_N11
--register power-up is low

H1_SSPBDAT[30] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L108,  ,  , VCC);


--X1L82 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~82 at LCCOMB_X14_Y11_N18
X1L82 = (BB1L6 & (H1_SSPBDAT[30] & (!F1_S2CPU_o & !D1_F2CPUH)));


--X1_UD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14] at FF_X14_Y11_N29
--register power-up is low

X1_UD_LATCH[14] = DFFEAS(X1L135, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--X1L83 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~83 at LCCOMB_X14_Y11_N22
X1L83 = (!F1_S2CPU_o & ((X1L82) # ((D1_F2CPUH & X1_UD_LATCH[14]))));


--H1_SSPBDAT[31] is registers:u_registers|SSPBDAT[31] at FF_X14_Y11_N9
--register power-up is low

H1_SSPBDAT[31] = DFFEAS( , !GLOBAL(U1L16), GLOBAL(A1L230),  , BB1_SSPBDAT_WR, A1L111,  ,  , VCC);


--X1L84 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~84 at LCCOMB_X14_Y11_N8
X1L84 = (BB1L6 & (!F1_S2CPU_o & (H1_SSPBDAT[31] & !D1_F2CPUH)));


--X1_UD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15] at FF_X14_Y11_N7
--register power-up is low

X1_UD_LATCH[15] = DFFEAS(X1L136, GLOBAL(U1L20),  ,  , D1_PAS,  ,  ,  ,  );


--X1L85 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~85 at LCCOMB_X14_Y11_N0
X1L85 = (!F1_S2CPU_o & ((X1L84) # ((X1_UD_LATCH[15] & D1_F2CPUH))));


--C1_FIFO_OD[0] is fifo:int_fifo|FIFO_OD[0] at FF_X10_Y4_N25
--register power-up is low

C1_FIFO_OD[0] = DFFEAS(C1L500, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--F1_F2S_o is SCSI_SM:u_SCSI_SM|F2S_o at FF_X14_Y12_N27
--register power-up is low

F1_F2S_o = DFFEAS(V1_WideOr16, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--Y1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0 at LCCOMB_X14_Y10_N8
Y1L10 = (J1_BO1 & (C1_FIFO_OD[0] & (F1_F2S_o & J1_BO0)));


--F1_CPU2S_o is SCSI_SM:u_SCSI_SM|CPU2S_o at FF_X15_Y12_N21
--register power-up is low

F1_CPU2S_o = DFFEAS(V1L24, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--Y1_SCSI_OUT is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_OUT at LCCOMB_X15_Y12_N14
Y1_SCSI_OUT = (!F1_F2S_o & !F1_CPU2S_o);


--C1_FIFO_OD[1] is fifo:int_fifo|FIFO_OD[1] at FF_X14_Y6_N9
--register power-up is low

C1_FIFO_OD[1] = DFFEAS(C1L495, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--Y1L11 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~1 at LCCOMB_X14_Y10_N10
Y1L11 = (J1_BO0 & (C1_FIFO_OD[1] & (F1_F2S_o & J1_BO1)));


--C1_FIFO_OD[2] is fifo:int_fifo|FIFO_OD[2] at FF_X14_Y6_N23
--register power-up is low

C1_FIFO_OD[2] = DFFEAS(C1L306, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--Y1L12 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~2 at LCCOMB_X14_Y10_N24
Y1L12 = (J1_BO1 & (C1_FIFO_OD[2] & (F1_F2S_o & J1_BO0)));


--C1_FIFO_OD[3] is fifo:int_fifo|FIFO_OD[3] at FF_X14_Y6_N25
--register power-up is low

C1_FIFO_OD[3] = DFFEAS(C1L485, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--Y1L13 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~3 at LCCOMB_X14_Y10_N22
Y1L13 = (J1_BO1 & (C1_FIFO_OD[3] & (F1_F2S_o & J1_BO0)));


--C1_FIFO_OD[4] is fifo:int_fifo|FIFO_OD[4] at FF_X14_Y6_N11
--register power-up is low

C1_FIFO_OD[4] = DFFEAS(C1L309, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--Y1L14 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~4 at LCCOMB_X14_Y10_N28
Y1L14 = (C1_FIFO_OD[4] & (J1_BO0 & (F1_F2S_o & J1_BO1)));


--C1_FIFO_OD[5] is fifo:int_fifo|FIFO_OD[5] at FF_X14_Y6_N21
--register power-up is low

C1_FIFO_OD[5] = DFFEAS(C1L311, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--Y1L15 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~5 at LCCOMB_X14_Y10_N26
Y1L15 = (C1_FIFO_OD[5] & (J1_BO0 & (F1_F2S_o & J1_BO1)));


--C1_FIFO_OD[6] is fifo:int_fifo|FIFO_OD[6] at FF_X10_Y4_N3
--register power-up is low

C1_FIFO_OD[6] = DFFEAS(C1L470, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--Y1L16 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~6 at LCCOMB_X14_Y10_N16
Y1L16 = (C1_FIFO_OD[6] & (J1_BO0 & (F1_F2S_o & J1_BO1)));


--C1_FIFO_OD[7] is fifo:int_fifo|FIFO_OD[7] at FF_X14_Y6_N27
--register power-up is low

C1_FIFO_OD[7] = DFFEAS(C1L465, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--Y1L17 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~7 at LCCOMB_X14_Y10_N18
Y1L17 = (C1_FIFO_OD[7] & (J1_BO0 & (F1_F2S_o & J1_BO1)));


--H1L2 is registers:u_registers|A1~0 at LCCOMB_X17_Y13_N12
H1L2 = (BB1_ACR_WR & (A1L93)) # (!BB1_ACR_WR & ((H1_A1)));


--V1_INCBO is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO at LCCOMB_X15_Y10_N22
V1_INCBO = (V1_state_reg.F2S_4) # (V1_state_reg.S2F_4);


--CB1L10 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4 at LCCOMB_X17_Y14_N8
CB1L10 = (A1L189) # ((A1L11) # ((A1L203) # (!A1L7)));


--CB1L11 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5 at LCCOMB_X17_Y14_N30
CB1L11 = (A1L9 & (CB1_CNTR_O[8] & ((!A1L3) # (!A1L5)))) # (!A1L9 & ((CB1_CNTR_O[8]) # ((!A1L5 & !A1L3))));


--CB1L12 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~6 at LCCOMB_X17_Y14_N14
CB1L12 = (CB1L10 & (CB1_CNTR_O[8])) # (!CB1L10 & ((CB1L11)));


--R1L142 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|STOPFLUSH_d~0 at LCCOMB_X16_Y9_N14
R1L142 = (!D1L23 & (!K1_FIFOFULL & (D1_FLUSHFIFO & Q1L1)));


--R1L143 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|STOPFLUSH_d~1 at LCCOMB_X17_Y9_N16
R1L143 = (Q1L20) # ((!K1_FIFOEMPTY & ((R1L142) # (Q1L18))));


--K1L34 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0 at LCCOMB_X17_Y12_N30
K1L34 = (!D1_DECFIFO & ((K1_UP[2]) # (K1_DOWN[4])));


--K1L9 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~0 at LCCOMB_X16_Y12_N14
K1L9 = (K1_UP[6]) # ((K1_UP[5]) # ((K1_UP[7]) # (K1_UP[4])));


--K1_UP[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0] at FF_X17_Y12_N29
--register power-up is low

K1_UP[0] = DFFEAS(K1L26, GLOBAL(A1L187), GLOBAL(CB1L13),  , K1L35,  ,  ,  ,  );


--K1L10 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~1 at LCCOMB_X17_Y12_N22
K1L10 = (K1_UP[3]) # ((K1_UP[0]) # ((K1_UP[2]) # (K1_UP[1])));


--K1L35 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1 at LCCOMB_X16_Y12_N28
K1L35 = (D1_DECFIFO & (((K1L9) # (K1L10)))) # (!D1_DECFIFO & (D1_INCFIFO));


--K1L20 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~8 at LCCOMB_X17_Y12_N8
K1L20 = (K1_DOWN[2]) # (K1_UP[4]);


--K1L36 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2 at LCCOMB_X17_Y12_N26
K1L36 = (!D1_DECFIFO & ((K1_DOWN[3]) # (K1_UP[3])));


--R1L51 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|FF~3 at LCCOMB_X16_Y7_N22
R1L51 = (!A1L235 & ((!R1L50) # (!R1L89)));


--R1L52 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|FF~4 at LCCOMB_X15_Y8_N20
R1L52 = (R1L51) # ((R1L53 & R1L112));


--R1L1 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|AA~0 at LCCOMB_X15_Y8_N18
R1L1 = (!A1L235 & ((Q1L5) # ((Q1L4) # (Q1L8))));


--R1L54 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~2 at LCCOMB_X16_Y8_N20
R1L54 = (Q1L6) # ((R1L57 & (A1L115 & DSK1_IN_)));


--R1L55 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~3 at LCCOMB_X15_Y8_N4
R1L55 = ((R1L1) # ((R1L54 & !D1L32))) # (!R1L10);


--R1L15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DECFIFO_d~0 at LCCOMB_X15_Y8_N8
R1L15 = (R1L52) # ((F1_RDFIFO_o & !R1L55));


--K1L37 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3 at LCCOMB_X16_Y12_N18
K1L37 = (!D1_DECFIFO & ((K1_DOWN[2]) # (K1_UP[4])));


--K1L38 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4 at LCCOMB_X16_Y12_N26
K1L38 = (!D1_DECFIFO & ((K1_DOWN[1]) # (K1_UP[5])));


--K1L39 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5 at LCCOMB_X16_Y12_N22
K1L39 = (!D1_DECFIFO & ((K1_UP[6]) # (K1_DOWN[0])));


--K1_DOWN[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6] at FF_X17_Y12_N21
--register power-up is low

K1_DOWN[6] = DFFEAS(K1L16, GLOBAL(A1L187), GLOBAL(CB1L13),  , D1_DECFIFO,  ,  ,  ,  );


--K1L40 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6 at LCCOMB_X17_Y12_N24
K1L40 = (K1_DOWN[6]) # (K1_UP[0]);


--K1L41 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7 at LCCOMB_X17_Y12_N14
K1L41 = (!D1_DECFIFO & ((K1_UP[1]) # (K1_DOWN[5])));


--K1L21 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~9 at LCCOMB_X17_Y12_N12
K1L21 = (K1_UP[3]) # (K1_DOWN[3]);


--R1L56 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~4 at LCCOMB_X15_Y8_N14
R1L56 = (R1L55) # ((F1_RIFIFO_o & !R1L52));


--V1L2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RDFIFO~0 at LCCOMB_X15_Y10_N24
V1L2 = (V1_state_reg.F2S_4 & (J1_BO0 & J1_BO1));


--V1L3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RIFIFO~0 at LCCOMB_X15_Y10_N14
V1L3 = (V1_state_reg.S2F_4 & (J1_BO0 & J1_BO1));


--V1_state_reg.C2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_4 at FF_X14_Y12_N19
--register power-up is low

V1_state_reg.C2S_4 = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , V1_state_reg.C2S_3,  ,  , VCC);


--V1L11 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector2~0 at LCCOMB_X14_Y12_N0
V1L11 = (V1_state_reg.C2S_4) # ((F1_CDSACK_ & V1_state_reg.C2S_5));


--V1_state_reg.S2C_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_5 at FF_X15_Y12_N9
--register power-up is low

V1_state_reg.S2C_5 = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , V1_state_reg.S2C_4,  ,  , VCC);


--V1L13 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector4~0 at LCCOMB_X15_Y12_N26
V1L13 = (V1_state_reg.S2C_5) # ((V1_state_reg.S2C_6 & F1_CDSACK_));


--D1_PAS is CPU_SM:u_CPU_SM|PAS at FF_X15_Y7_N1
--register power-up is low

D1_PAS = DFFEAS(R1L120, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--D1_PDS is CPU_SM:u_CPU_SM|PDS at FF_X15_Y7_N11
--register power-up is low

D1_PDS = DFFEAS(R1_PDS_d, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--EB1_TERM_COUNTER[1] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] at FF_X17_Y14_N13
--register power-up is low

EB1_TERM_COUNTER[1] = DFFEAS(EB1L9, GLOBAL(U1L16), !A1L189,  ,  ,  ,  ,  ,  );


--EB1_TERM_COUNTER[0] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] at FF_X17_Y14_N21
--register power-up is low

EB1_TERM_COUNTER[0] = DFFEAS(EB1L5, GLOBAL(U1L16), !A1L189,  ,  ,  ,  ,  ,  );


--EB1L7 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~0 at LCCOMB_X17_Y14_N26
EB1L7 = (BB1L13 & (A1L5 & (A1L3 & !A1L7)));


--EB1L8 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~1 at LCCOMB_X17_Y14_N24
EB1L8 = (!A1L189 & (!BB1_WDREGREQ & (!A1L203 & !EB1L7)));


--EB1L2 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~0 at LCCOMB_X17_Y14_N6
EB1L2 = (EB1_REG_DSK_) # ((EB1_TERM_COUNTER[0] & (EB1L8 & !EB1_TERM_COUNTER[1])));


--F1L22 is SCSI_SM:u_SCSI_SM|nLS2CPU~0 at LCCOMB_X15_Y12_N28
F1L22 = (!F1_nLS2CPU & ((V1_state_reg.S2C_3) # (V1_state_reg.C2S_3)));


--BB1_SSPBDAT_WR is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_WR at LCCOMB_X15_Y13_N14
BB1_SSPBDAT_WR = (BB1L3 & (BB1L14 & (!A1L3 & !A1L183)));


--DB1L7Q is registers:u_registers|registers_istr:u_registers_istr|FE~_emulated at FF_X16_Y14_N15
--register power-up is low

DB1L7Q = DFFEAS(DB1L6, !GLOBAL(U1L16), !DB1L2,  , BB1L5,  ,  ,  ,  );


--DB1L5 is registers:u_registers|registers_istr:u_registers_istr|FE~3 at LCCOMB_X16_Y14_N28
DB1L5 = DB1L7Q $ (DB1L3);


--DB1L4 is registers:u_registers|registers_istr:u_registers_istr|FE~2 at LCCOMB_X16_Y14_N16
DB1L4 = ((BB1_CLR_INT & (DB1L4)) # (!BB1_CLR_INT & ((DB1L5)))) # (!GLOBAL(A1L230));


--Q1L3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[37]~19 at LCCOMB_X17_Y8_N2
Q1L3 = (P1_STATE[3] & (!P1_STATE[1] & (P1_STATE[2] & !P1_STATE[4])));


--R1L45 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~1 at LCCOMB_X17_Y8_N4
R1L45 = (!Q1L3 & (((!R1L30) # (!P1_STATE[1])) # (!A1L235)));


--R1L46 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~2 at LCCOMB_X17_Y7_N0
R1L46 = (R1L44 & (R1L45 & R1L119));


--R1L43 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_X~0 at LCCOMB_X17_Y8_N18
R1L43 = (P1_STATE[3]) # ((P1_STATE[4]) # ((!P1_STATE[1] & P1_STATE[2])));


--R1L47 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~3 at LCCOMB_X17_Y8_N12
R1L47 = (!A1L235 & ((R1L27) # (R1L131)));


--R1L48 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~4 at LCCOMB_X16_Y8_N6
R1L48 = (P1_STATE[0] & ((R1L47) # ((R1L42 & !R1L43))));


--R1L49 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~5 at LCCOMB_X12_Y8_N0
R1L49 = (R1L33) # (((R1L28) # (R1L48)) # (!R1L46));


--V1L21 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0 at LCCOMB_X15_Y12_N24
V1L21 = ((V1_state_reg.S2C_6) # ((V1_state_reg.S2C_5) # (V1L18))) # (!V1L19);


--DB1L12Q is registers:u_registers|registers_istr:u_registers_istr|FF~_emulated at FF_X16_Y14_N21
--register power-up is low

DB1L12Q = DFFEAS(DB1L11, !GLOBAL(U1L16), !DB1L2,  , BB1L5,  ,  ,  ,  );


--DB1L10 is registers:u_registers|registers_istr:u_registers_istr|FF~3 at LCCOMB_X16_Y14_N18
DB1L10 = DB1L12Q $ (DB1L8);


--DB1L9 is registers:u_registers|registers_istr:u_registers_istr|FF~2 at LCCOMB_X16_Y14_N6
DB1L9 = (GLOBAL(A1L230) & ((BB1_CLR_INT & (DB1L9)) # (!BB1_CLR_INT & ((DB1L10)))));


--DB1L16 is registers:u_registers|registers_istr:u_registers_istr|always0~0 at LCCOMB_X16_Y14_N22
DB1L16 = (BB1_CLR_INT) # (!GLOBAL(A1L230));


--C1_FIFO_OD[8] is fifo:int_fifo|FIFO_OD[8] at FF_X14_Y6_N17
--register power-up is low

C1_FIFO_OD[8] = DFFEAS(C1L315, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[9] is fifo:int_fifo|FIFO_OD[9] at FF_X15_Y6_N13
--register power-up is low

C1_FIFO_OD[9] = DFFEAS(C1L455, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[10] is fifo:int_fifo|FIFO_OD[10] at FF_X15_Y6_N11
--register power-up is low

C1_FIFO_OD[10] = DFFEAS(C1L450, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[11] is fifo:int_fifo|FIFO_OD[11] at FF_X14_Y6_N15
--register power-up is low

C1_FIFO_OD[11] = DFFEAS(C1L319, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[12] is fifo:int_fifo|FIFO_OD[12] at FF_X12_Y6_N9
--register power-up is low

C1_FIFO_OD[12] = DFFEAS(C1L440, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[13] is fifo:int_fifo|FIFO_OD[13] at FF_X15_Y6_N5
--register power-up is low

C1_FIFO_OD[13] = DFFEAS(C1L435, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[14] is fifo:int_fifo|FIFO_OD[14] at FF_X15_Y6_N15
--register power-up is low

C1_FIFO_OD[14] = DFFEAS(C1L430, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[15] is fifo:int_fifo|FIFO_OD[15] at FF_X14_Y6_N5
--register power-up is low

C1_FIFO_OD[15] = DFFEAS(C1L324, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--C1_FIFO_OD[16] is fifo:int_fifo|FIFO_OD[16] at FF_X10_Y3_N13
--register power-up is low

C1_FIFO_OD[16] = DFFEAS(C1L420, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--D1_BRIDGEOUT is CPU_SM:u_CPU_SM|BRIDGEOUT at FF_X12_Y8_N27
--register power-up is low

D1_BRIDGEOUT = DFFEAS(R1L14, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--X1L121 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~0 at LCCOMB_X11_Y7_N20
X1L121 = (D1_BRIDGEOUT & (C1_FIFO_OD[0])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[16])));


--R1L38 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_X~0 at LCCOMB_X17_Y8_N14
R1L38 = (P1_STATE[3]) # ((P1_STATE[4]) # (P1_STATE[1] $ (P1_STATE[2])));


--R1L40 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~5 at LCCOMB_X17_Y8_N16
R1L40 = (P1_STATE[0] & ((R1L39) # ((R1L42 & !R1L38))));


--R1L41 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~6 at LCCOMB_X17_Y8_N0
R1L41 = ((R1L40) # ((!A1L235 & R1L36))) # (!R1L46);


--C1_FIFO_OD[17] is fifo:int_fifo|FIFO_OD[17] at FF_X10_Y3_N7
--register power-up is low

C1_FIFO_OD[17] = DFFEAS(C1L415, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L122 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~1 at LCCOMB_X14_Y10_N4
X1L122 = (D1_BRIDGEOUT & (C1_FIFO_OD[1])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[17])));


--C1_FIFO_OD[18] is fifo:int_fifo|FIFO_OD[18] at FF_X10_Y3_N1
--register power-up is low

C1_FIFO_OD[18] = DFFEAS(C1L410, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L123 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~2 at LCCOMB_X11_Y9_N0
X1L123 = (D1_BRIDGEOUT & (C1_FIFO_OD[2])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[18])));


--C1_FIFO_OD[19] is fifo:int_fifo|FIFO_OD[19] at FF_X10_Y3_N27
--register power-up is low

C1_FIFO_OD[19] = DFFEAS(C1L405, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L124 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~3 at LCCOMB_X14_Y10_N6
X1L124 = (D1_BRIDGEOUT & ((C1_FIFO_OD[3]))) # (!D1_BRIDGEOUT & (C1_FIFO_OD[19]));


--C1_FIFO_OD[20] is fifo:int_fifo|FIFO_OD[20] at FF_X10_Y3_N17
--register power-up is low

C1_FIFO_OD[20] = DFFEAS(C1L400, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L125 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~4 at LCCOMB_X11_Y7_N30
X1L125 = (D1_BRIDGEOUT & ((C1_FIFO_OD[4]))) # (!D1_BRIDGEOUT & (C1_FIFO_OD[20]));


--C1_FIFO_OD[21] is fifo:int_fifo|FIFO_OD[21] at FF_X10_Y3_N31
--register power-up is low

C1_FIFO_OD[21] = DFFEAS(C1L395, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L126 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~5 at LCCOMB_X14_Y13_N20
X1L126 = (D1_BRIDGEOUT & (C1_FIFO_OD[5])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[21])));


--C1_FIFO_OD[22] is fifo:int_fifo|FIFO_OD[22] at FF_X10_Y3_N25
--register power-up is low

C1_FIFO_OD[22] = DFFEAS(C1L390, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L127 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~6 at LCCOMB_X11_Y7_N0
X1L127 = (D1_BRIDGEOUT & (C1_FIFO_OD[6])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[22])));


--C1_FIFO_OD[23] is fifo:int_fifo|FIFO_OD[23] at FF_X10_Y3_N3
--register power-up is low

C1_FIFO_OD[23] = DFFEAS(C1L385, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L128 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~7 at LCCOMB_X14_Y11_N20
X1L128 = (D1_BRIDGEOUT & ((C1_FIFO_OD[7]))) # (!D1_BRIDGEOUT & (C1_FIFO_OD[23]));


--C1_FIFO_OD[24] is fifo:int_fifo|FIFO_OD[24] at FF_X10_Y6_N21
--register power-up is low

C1_FIFO_OD[24] = DFFEAS(C1L380, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L129 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~8 at LCCOMB_X14_Y14_N8
X1L129 = (D1_BRIDGEOUT & (C1_FIFO_OD[8])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[24])));


--C1_FIFO_OD[25] is fifo:int_fifo|FIFO_OD[25] at FF_X10_Y6_N27
--register power-up is low

C1_FIFO_OD[25] = DFFEAS(C1L375, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L130 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~9 at LCCOMB_X12_Y6_N20
X1L130 = (D1_BRIDGEOUT & (C1_FIFO_OD[9])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[25])));


--C1_FIFO_OD[26] is fifo:int_fifo|FIFO_OD[26] at FF_X10_Y6_N13
--register power-up is low

C1_FIFO_OD[26] = DFFEAS(C1L370, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L131 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~10 at LCCOMB_X14_Y14_N12
X1L131 = (D1_BRIDGEOUT & (C1_FIFO_OD[10])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[26])));


--C1_FIFO_OD[27] is fifo:int_fifo|FIFO_OD[27] at FF_X10_Y6_N7
--register power-up is low

C1_FIFO_OD[27] = DFFEAS(C1L365, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L132 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~11 at LCCOMB_X14_Y14_N4
X1L132 = (D1_BRIDGEOUT & ((C1_FIFO_OD[11]))) # (!D1_BRIDGEOUT & (C1_FIFO_OD[27]));


--C1_FIFO_OD[28] is fifo:int_fifo|FIFO_OD[28] at FF_X10_Y6_N17
--register power-up is low

C1_FIFO_OD[28] = DFFEAS(C1L360, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L133 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~12 at LCCOMB_X12_Y6_N2
X1L133 = (D1_BRIDGEOUT & (C1_FIFO_OD[12])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[28])));


--C1_FIFO_OD[29] is fifo:int_fifo|FIFO_OD[29] at FF_X10_Y6_N3
--register power-up is low

C1_FIFO_OD[29] = DFFEAS(C1L355, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L134 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~13 at LCCOMB_X14_Y11_N26
X1L134 = (D1_BRIDGEOUT & (C1_FIFO_OD[13])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[29])));


--C1_FIFO_OD[30] is fifo:int_fifo|FIFO_OD[30] at FF_X10_Y6_N25
--register power-up is low

C1_FIFO_OD[30] = DFFEAS(C1L350, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L135 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~14 at LCCOMB_X14_Y11_N28
X1L135 = (D1_BRIDGEOUT & ((C1_FIFO_OD[14]))) # (!D1_BRIDGEOUT & (C1_FIFO_OD[30]));


--C1_FIFO_OD[31] is fifo:int_fifo|FIFO_OD[31] at FF_X10_Y6_N15
--register power-up is low

C1_FIFO_OD[31] = DFFEAS(C1L345, GLOBAL(A1L187),  ,  ,  ,  ,  ,  ,  );


--X1L136 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~15 at LCCOMB_X14_Y11_N6
X1L136 = (D1_BRIDGEOUT & (C1_FIFO_OD[15])) # (!D1_BRIDGEOUT & ((C1_FIFO_OD[31])));


--C1_BUFFER[6][0] is fifo:int_fifo|BUFFER[6][0] at FF_X11_Y4_N5
--register power-up is low

C1_BUFFER[6][0] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L230, G1L2,  ,  , VCC);


--L2_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1] at FF_X14_Y6_N19
--register power-up is low

L2_COUNT[1] = DFFEAS(L2L5, GLOBAL(U1L20), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--C1_BUFFER[5][0] is fifo:int_fifo|BUFFER[5][0] at FF_X12_Y4_N31
--register power-up is low

C1_BUFFER[5][0] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L193, G1L2,  ,  , VCC);


--L2_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0] at FF_X14_Y6_N29
--register power-up is low

L2_COUNT[0] = DFFEAS(L2L3, GLOBAL(U1L20), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--C1_BUFFER[4][0] is fifo:int_fifo|BUFFER[4][0] at FF_X12_Y4_N29
--register power-up is low

C1_BUFFER[4][0] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L156, G1L2,  ,  , VCC);


--C1L496 is fifo:int_fifo|Mux31~0 at LCCOMB_X12_Y4_N28
C1L496 = (L2_COUNT[0] & ((C1_BUFFER[5][0]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][0] & !L2_COUNT[1]))));


--C1_BUFFER[7][0] is fifo:int_fifo|BUFFER[7][0] at FF_X11_Y4_N19
--register power-up is low

C1_BUFFER[7][0] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L267, G1L2,  ,  , VCC);


--C1L497 is fifo:int_fifo|Mux31~1 at LCCOMB_X11_Y4_N18
C1L497 = (L2_COUNT[1] & ((C1L496 & ((C1_BUFFER[7][0]))) # (!C1L496 & (C1_BUFFER[6][0])))) # (!L2_COUNT[1] & (((C1L496))));


--C1_BUFFER[2][0] is fifo:int_fifo|BUFFER[2][0] at FF_X14_Y4_N1
--register power-up is low

C1_BUFFER[2][0] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L77, G1L2,  ,  , VCC);


--C1_BUFFER[1][0] is fifo:int_fifo|BUFFER[1][0] at FF_X15_Y4_N21
--register power-up is low

C1_BUFFER[1][0] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L40, G1L2,  ,  , VCC);


--C1_BUFFER[0][0] is fifo:int_fifo|BUFFER[0][0] at FF_X15_Y4_N7
--register power-up is low

C1_BUFFER[0][0] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L3, G1L2,  ,  , VCC);


--C1L498 is fifo:int_fifo|Mux31~2 at LCCOMB_X15_Y4_N6
C1L498 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[1][0])) # (!L2_COUNT[0] & ((C1_BUFFER[0][0])))));


--C1_BUFFER[3][0] is fifo:int_fifo|BUFFER[3][0] at FF_X14_Y4_N31
--register power-up is low

C1_BUFFER[3][0] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L117, G1L2,  ,  , VCC);


--C1L499 is fifo:int_fifo|Mux31~3 at LCCOMB_X14_Y4_N0
C1L499 = (C1L498 & (((C1_BUFFER[3][0])) # (!L2_COUNT[1]))) # (!C1L498 & (L2_COUNT[1] & (C1_BUFFER[2][0])));


--L2_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2] at FF_X14_Y6_N31
--register power-up is low

L2_COUNT[2] = DFFEAS(L2L8, GLOBAL(U1L20), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--C1L500 is fifo:int_fifo|Mux31~4 at LCCOMB_X10_Y4_N24
C1L500 = (L2_COUNT[2] & ((C1L497))) # (!L2_COUNT[2] & (C1L499));


--V1_WideOr16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr16 at LCCOMB_X14_Y12_N26
V1_WideOr16 = (V1_state_reg.F2S_4) # ((V1_state_reg.F2S_1) # ((V1_state_reg.F2S_3) # (V1_state_reg.F2S_2)));


--V1L24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector9~0 at LCCOMB_X15_Y12_N20
V1L24 = (V1L22) # ((V1_state_reg.C2S_3) # ((V1_state_reg.C2S_2) # (V1_state_reg.C2S_1)));


--C1_BUFFER[6][1] is fifo:int_fifo|BUFFER[6][1] at FF_X11_Y4_N9
--register power-up is low

C1_BUFFER[6][1] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L230, G1L4,  ,  , VCC);


--C1_BUFFER[5][1] is fifo:int_fifo|BUFFER[5][1] at FF_X12_Y4_N25
--register power-up is low

C1_BUFFER[5][1] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L193, G1L4,  ,  , VCC);


--C1_BUFFER[4][1] is fifo:int_fifo|BUFFER[4][1] at FF_X12_Y4_N3
--register power-up is low

C1_BUFFER[4][1] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L156, G1L4,  ,  , VCC);


--C1L491 is fifo:int_fifo|Mux30~0 at LCCOMB_X12_Y4_N2
C1L491 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][1])) # (!L2_COUNT[0] & ((C1_BUFFER[4][1])))));


--C1_BUFFER[7][1] is fifo:int_fifo|BUFFER[7][1] at FF_X11_Y4_N15
--register power-up is low

C1_BUFFER[7][1] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L267, G1L4,  ,  , VCC);


--C1L492 is fifo:int_fifo|Mux30~1 at LCCOMB_X11_Y4_N14
C1L492 = (C1L491 & (((C1_BUFFER[7][1])) # (!L2_COUNT[1]))) # (!C1L491 & (L2_COUNT[1] & ((C1_BUFFER[6][1]))));


--C1_BUFFER[1][1] is fifo:int_fifo|BUFFER[1][1] at FF_X15_Y4_N5
--register power-up is low

C1_BUFFER[1][1] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L40, G1L4,  ,  , VCC);


--C1_BUFFER[2][1] is fifo:int_fifo|BUFFER[2][1] at FF_X14_Y4_N29
--register power-up is low

C1_BUFFER[2][1] = DFFEAS(C1L79, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L77,  ,  ,  ,  );


--C1_BUFFER[0][1] is fifo:int_fifo|BUFFER[0][1] at FF_X15_Y4_N31
--register power-up is low

C1_BUFFER[0][1] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L3, G1L4,  ,  , VCC);


--C1L493 is fifo:int_fifo|Mux30~2 at LCCOMB_X15_Y4_N30
C1L493 = (L2_COUNT[1] & ((C1_BUFFER[2][1]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][1] & !L2_COUNT[0]))));


--C1_BUFFER[3][1] is fifo:int_fifo|BUFFER[3][1] at FF_X14_Y4_N7
--register power-up is low

C1_BUFFER[3][1] = DFFEAS(C1L119, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L117,  ,  ,  ,  );


--C1L494 is fifo:int_fifo|Mux30~3 at LCCOMB_X15_Y4_N4
C1L494 = (C1L493 & ((C1_BUFFER[3][1]) # ((!L2_COUNT[0])))) # (!C1L493 & (((C1_BUFFER[1][1] & L2_COUNT[0]))));


--C1L495 is fifo:int_fifo|Mux30~4 at LCCOMB_X14_Y6_N8
C1L495 = (L2_COUNT[2] & ((C1L492))) # (!L2_COUNT[2] & (C1L494));


--C1_BUFFER[6][2] is fifo:int_fifo|BUFFER[6][2] at FF_X11_Y4_N25
--register power-up is low

C1_BUFFER[6][2] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L230, G1L6,  ,  , VCC);


--C1_BUFFER[5][2] is fifo:int_fifo|BUFFER[5][2] at FF_X12_Y4_N9
--register power-up is low

C1_BUFFER[5][2] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L193, G1L6,  ,  , VCC);


--C1_BUFFER[4][2] is fifo:int_fifo|BUFFER[4][2] at FF_X12_Y4_N7
--register power-up is low

C1_BUFFER[4][2] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L156, G1L6,  ,  , VCC);


--C1L486 is fifo:int_fifo|Mux29~0 at LCCOMB_X12_Y4_N6
C1L486 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][2])) # (!L2_COUNT[0] & ((C1_BUFFER[4][2])))));


--C1_BUFFER[7][2] is fifo:int_fifo|BUFFER[7][2] at FF_X11_Y4_N27
--register power-up is low

C1_BUFFER[7][2] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L267, G1L6,  ,  , VCC);


--C1L487 is fifo:int_fifo|Mux29~1 at LCCOMB_X11_Y4_N26
C1L487 = (C1L486 & (((C1_BUFFER[7][2])) # (!L2_COUNT[1]))) # (!C1L486 & (L2_COUNT[1] & ((C1_BUFFER[6][2]))));


--C1_BUFFER[1][2] is fifo:int_fifo|BUFFER[1][2] at FF_X15_Y4_N1
--register power-up is low

C1_BUFFER[1][2] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L40, G1L6,  ,  , VCC);


--C1_BUFFER[2][2] is fifo:int_fifo|BUFFER[2][2] at FF_X14_Y4_N21
--register power-up is low

C1_BUFFER[2][2] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L77, G1L6,  ,  , VCC);


--C1_BUFFER[0][2] is fifo:int_fifo|BUFFER[0][2] at FF_X15_Y4_N15
--register power-up is low

C1_BUFFER[0][2] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L3, G1L6,  ,  , VCC);


--C1L488 is fifo:int_fifo|Mux29~2 at LCCOMB_X15_Y4_N14
C1L488 = (L2_COUNT[1] & ((C1_BUFFER[2][2]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][2] & !L2_COUNT[0]))));


--C1_BUFFER[3][2] is fifo:int_fifo|BUFFER[3][2] at FF_X14_Y4_N3
--register power-up is low

C1_BUFFER[3][2] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L117, G1L6,  ,  , VCC);


--C1L489 is fifo:int_fifo|Mux29~3 at LCCOMB_X15_Y4_N0
C1L489 = (C1L488 & ((C1_BUFFER[3][2]) # ((!L2_COUNT[0])))) # (!C1L488 & (((C1_BUFFER[1][2] & L2_COUNT[0]))));


--C1L490 is fifo:int_fifo|Mux29~4 at LCCOMB_X14_Y4_N8
C1L490 = (L2_COUNT[2] & (C1L487)) # (!L2_COUNT[2] & ((C1L489)));


--C1_BUFFER[6][3] is fifo:int_fifo|BUFFER[6][3] at FF_X11_Y4_N29
--register power-up is low

C1_BUFFER[6][3] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L230, G1L8,  ,  , VCC);


--C1_BUFFER[5][3] is fifo:int_fifo|BUFFER[5][3] at FF_X12_Y4_N5
--register power-up is low

C1_BUFFER[5][3] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L193, G1L8,  ,  , VCC);


--C1_BUFFER[4][3] is fifo:int_fifo|BUFFER[4][3] at FF_X12_Y4_N27
--register power-up is low

C1_BUFFER[4][3] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L156, G1L8,  ,  , VCC);


--C1L481 is fifo:int_fifo|Mux28~0 at LCCOMB_X12_Y4_N26
C1L481 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][3])) # (!L2_COUNT[0] & ((C1_BUFFER[4][3])))));


--C1_BUFFER[7][3] is fifo:int_fifo|BUFFER[7][3] at FF_X11_Y4_N11
--register power-up is low

C1_BUFFER[7][3] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L267, G1L8,  ,  , VCC);


--C1L482 is fifo:int_fifo|Mux28~1 at LCCOMB_X11_Y4_N10
C1L482 = (L2_COUNT[1] & ((C1L481 & ((C1_BUFFER[7][3]))) # (!C1L481 & (C1_BUFFER[6][3])))) # (!L2_COUNT[1] & (((C1L481))));


--C1_BUFFER[1][3] is fifo:int_fifo|BUFFER[1][3] at FF_X15_Y4_N17
--register power-up is low

C1_BUFFER[1][3] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L40, G1L8,  ,  , VCC);


--C1_BUFFER[2][3] is fifo:int_fifo|BUFFER[2][3] at FF_X14_Y4_N27
--register power-up is low

C1_BUFFER[2][3] = DFFEAS(C1L82, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L77,  ,  ,  ,  );


--C1_BUFFER[0][3] is fifo:int_fifo|BUFFER[0][3] at FF_X15_Y4_N23
--register power-up is low

C1_BUFFER[0][3] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L3, G1L8,  ,  , VCC);


--C1L483 is fifo:int_fifo|Mux28~2 at LCCOMB_X15_Y4_N22
C1L483 = (L2_COUNT[1] & ((C1_BUFFER[2][3]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][3] & !L2_COUNT[0]))));


--C1_BUFFER[3][3] is fifo:int_fifo|BUFFER[3][3] at FF_X14_Y4_N5
--register power-up is low

C1_BUFFER[3][3] = DFFEAS(C1L122, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L117,  ,  ,  ,  );


--C1L484 is fifo:int_fifo|Mux28~3 at LCCOMB_X15_Y4_N16
C1L484 = (C1L483 & ((C1_BUFFER[3][3]) # ((!L2_COUNT[0])))) # (!C1L483 & (((C1_BUFFER[1][3] & L2_COUNT[0]))));


--C1L485 is fifo:int_fifo|Mux28~4 at LCCOMB_X14_Y6_N24
C1L485 = (L2_COUNT[2] & ((C1L482))) # (!L2_COUNT[2] & (C1L484));


--C1_BUFFER[6][4] is fifo:int_fifo|BUFFER[6][4] at FF_X11_Y4_N13
--register power-up is low

C1_BUFFER[6][4] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L230, G1L10,  ,  , VCC);


--C1_BUFFER[5][4] is fifo:int_fifo|BUFFER[5][4] at FF_X12_Y4_N17
--register power-up is low

C1_BUFFER[5][4] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L193, G1L10,  ,  , VCC);


--C1_BUFFER[4][4] is fifo:int_fifo|BUFFER[4][4] at FF_X12_Y4_N23
--register power-up is low

C1_BUFFER[4][4] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L156, G1L10,  ,  , VCC);


--C1L476 is fifo:int_fifo|Mux27~0 at LCCOMB_X12_Y4_N22
C1L476 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][4])) # (!L2_COUNT[0] & ((C1_BUFFER[4][4])))));


--C1_BUFFER[7][4] is fifo:int_fifo|BUFFER[7][4] at FF_X11_Y4_N3
--register power-up is low

C1_BUFFER[7][4] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L267, G1L10,  ,  , VCC);


--C1L477 is fifo:int_fifo|Mux27~1 at LCCOMB_X11_Y4_N2
C1L477 = (L2_COUNT[1] & ((C1L476 & ((C1_BUFFER[7][4]))) # (!C1L476 & (C1_BUFFER[6][4])))) # (!L2_COUNT[1] & (((C1L476))));


--C1_BUFFER[1][4] is fifo:int_fifo|BUFFER[1][4] at FF_X15_Y4_N13
--register power-up is low

C1_BUFFER[1][4] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L40, G1L10,  ,  , VCC);


--C1_BUFFER[2][4] is fifo:int_fifo|BUFFER[2][4] at FF_X14_Y4_N11
--register power-up is low

C1_BUFFER[2][4] = DFFEAS(C1L84, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L77,  ,  ,  ,  );


--C1_BUFFER[0][4] is fifo:int_fifo|BUFFER[0][4] at FF_X15_Y4_N27
--register power-up is low

C1_BUFFER[0][4] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L3, G1L10,  ,  , VCC);


--C1L478 is fifo:int_fifo|Mux27~2 at LCCOMB_X15_Y4_N26
C1L478 = (L2_COUNT[1] & ((C1_BUFFER[2][4]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][4] & !L2_COUNT[0]))));


--C1_BUFFER[3][4] is fifo:int_fifo|BUFFER[3][4] at FF_X14_Y4_N17
--register power-up is low

C1_BUFFER[3][4] = DFFEAS(G1L10, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L117,  ,  ,  ,  );


--C1L479 is fifo:int_fifo|Mux27~3 at LCCOMB_X15_Y4_N12
C1L479 = (C1L478 & ((C1_BUFFER[3][4]) # ((!L2_COUNT[0])))) # (!C1L478 & (((C1_BUFFER[1][4] & L2_COUNT[0]))));


--C1L480 is fifo:int_fifo|Mux27~4 at LCCOMB_X14_Y4_N22
C1L480 = (L2_COUNT[2] & (C1L477)) # (!L2_COUNT[2] & ((C1L479)));


--C1_BUFFER[6][5] is fifo:int_fifo|BUFFER[6][5] at FF_X11_Y4_N1
--register power-up is low

C1_BUFFER[6][5] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L230, G1L12,  ,  , VCC);


--C1_BUFFER[5][5] is fifo:int_fifo|BUFFER[5][5] at FF_X12_Y4_N13
--register power-up is low

C1_BUFFER[5][5] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L193, G1L12,  ,  , VCC);


--C1_BUFFER[4][5] is fifo:int_fifo|BUFFER[4][5] at FF_X12_Y4_N11
--register power-up is low

C1_BUFFER[4][5] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L156, G1L12,  ,  , VCC);


--C1L471 is fifo:int_fifo|Mux26~0 at LCCOMB_X12_Y4_N10
C1L471 = (L2_COUNT[0] & ((C1_BUFFER[5][5]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][5] & !L2_COUNT[1]))));


--C1_BUFFER[7][5] is fifo:int_fifo|BUFFER[7][5] at FF_X11_Y4_N7
--register power-up is low

C1_BUFFER[7][5] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L267, G1L12,  ,  , VCC);


--C1L472 is fifo:int_fifo|Mux26~1 at LCCOMB_X11_Y4_N6
C1L472 = (C1L471 & (((C1_BUFFER[7][5])) # (!L2_COUNT[1]))) # (!C1L471 & (L2_COUNT[1] & ((C1_BUFFER[6][5]))));


--C1_BUFFER[1][5] is fifo:int_fifo|BUFFER[1][5] at FF_X15_Y4_N29
--register power-up is low

C1_BUFFER[1][5] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L40, G1L12,  ,  , VCC);


--C1_BUFFER[2][5] is fifo:int_fifo|BUFFER[2][5] at FF_X14_Y4_N13
--register power-up is low

C1_BUFFER[2][5] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L77, G1L12,  ,  , VCC);


--C1_BUFFER[0][5] is fifo:int_fifo|BUFFER[0][5] at FF_X15_Y4_N19
--register power-up is low

C1_BUFFER[0][5] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L3, G1L12,  ,  , VCC);


--C1L473 is fifo:int_fifo|Mux26~2 at LCCOMB_X15_Y4_N18
C1L473 = (L2_COUNT[1] & ((C1_BUFFER[2][5]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][5] & !L2_COUNT[0]))));


--C1_BUFFER[3][5] is fifo:int_fifo|BUFFER[3][5] at FF_X14_Y4_N15
--register power-up is low

C1_BUFFER[3][5] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L117, G1L12,  ,  , VCC);


--C1L474 is fifo:int_fifo|Mux26~3 at LCCOMB_X15_Y4_N28
C1L474 = (L2_COUNT[0] & ((C1L473 & ((C1_BUFFER[3][5]))) # (!C1L473 & (C1_BUFFER[1][5])))) # (!L2_COUNT[0] & (C1L473));


--C1L475 is fifo:int_fifo|Mux26~4 at LCCOMB_X14_Y4_N14
C1L475 = (L2_COUNT[2] & (C1L472)) # (!L2_COUNT[2] & ((C1L474)));


--C1_BUFFER[6][6] is fifo:int_fifo|BUFFER[6][6] at FF_X11_Y4_N21
--register power-up is low

C1_BUFFER[6][6] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L230, G1L14,  ,  , VCC);


--C1_BUFFER[5][6] is fifo:int_fifo|BUFFER[5][6] at FF_X12_Y4_N1
--register power-up is low

C1_BUFFER[5][6] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L193, G1L14,  ,  , VCC);


--C1_BUFFER[4][6] is fifo:int_fifo|BUFFER[4][6] at FF_X12_Y4_N19
--register power-up is low

C1_BUFFER[4][6] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L156, G1L14,  ,  , VCC);


--C1L466 is fifo:int_fifo|Mux25~0 at LCCOMB_X12_Y4_N18
C1L466 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][6])) # (!L2_COUNT[0] & ((C1_BUFFER[4][6])))));


--C1_BUFFER[7][6] is fifo:int_fifo|BUFFER[7][6] at FF_X11_Y4_N23
--register power-up is low

C1_BUFFER[7][6] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L267, G1L14,  ,  , VCC);


--C1L467 is fifo:int_fifo|Mux25~1 at LCCOMB_X11_Y4_N22
C1L467 = (C1L466 & (((C1_BUFFER[7][6])) # (!L2_COUNT[1]))) # (!C1L466 & (L2_COUNT[1] & ((C1_BUFFER[6][6]))));


--C1_BUFFER[1][6] is fifo:int_fifo|BUFFER[1][6] at FF_X15_Y4_N25
--register power-up is low

C1_BUFFER[1][6] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L40, G1L14,  ,  , VCC);


--C1_BUFFER[2][6] is fifo:int_fifo|BUFFER[2][6] at FF_X14_Y4_N25
--register power-up is low

C1_BUFFER[2][6] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L77, G1L14,  ,  , VCC);


--C1_BUFFER[0][6] is fifo:int_fifo|BUFFER[0][6] at FF_X15_Y4_N3
--register power-up is low

C1_BUFFER[0][6] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L3, G1L14,  ,  , VCC);


--C1L468 is fifo:int_fifo|Mux25~2 at LCCOMB_X15_Y4_N2
C1L468 = (L2_COUNT[1] & ((C1_BUFFER[2][6]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][6] & !L2_COUNT[0]))));


--C1_BUFFER[3][6] is fifo:int_fifo|BUFFER[3][6] at FF_X14_Y4_N9
--register power-up is low

C1_BUFFER[3][6] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L117, G1L14,  ,  , VCC);


--C1L469 is fifo:int_fifo|Mux25~3 at LCCOMB_X15_Y4_N24
C1L469 = (C1L468 & ((C1_BUFFER[3][6]) # ((!L2_COUNT[0])))) # (!C1L468 & (((C1_BUFFER[1][6] & L2_COUNT[0]))));


--C1L470 is fifo:int_fifo|Mux25~4 at LCCOMB_X10_Y4_N2
C1L470 = (L2_COUNT[2] & (C1L467)) # (!L2_COUNT[2] & ((C1L469)));


--C1_BUFFER[6][7] is fifo:int_fifo|BUFFER[6][7] at FF_X11_Y4_N17
--register power-up is low

C1_BUFFER[6][7] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L230, G1L16,  ,  , VCC);


--C1_BUFFER[5][7] is fifo:int_fifo|BUFFER[5][7] at FF_X12_Y4_N21
--register power-up is low

C1_BUFFER[5][7] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L193, G1L16,  ,  , VCC);


--C1_BUFFER[4][7] is fifo:int_fifo|BUFFER[4][7] at FF_X12_Y4_N15
--register power-up is low

C1_BUFFER[4][7] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L156, G1L16,  ,  , VCC);


--C1L461 is fifo:int_fifo|Mux24~0 at LCCOMB_X12_Y4_N14
C1L461 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][7])) # (!L2_COUNT[0] & ((C1_BUFFER[4][7])))));


--C1_BUFFER[7][7] is fifo:int_fifo|BUFFER[7][7] at FF_X11_Y4_N31
--register power-up is low

C1_BUFFER[7][7] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L267, G1L16,  ,  , VCC);


--C1L462 is fifo:int_fifo|Mux24~1 at LCCOMB_X11_Y4_N30
C1L462 = (L2_COUNT[1] & ((C1L461 & ((C1_BUFFER[7][7]))) # (!C1L461 & (C1_BUFFER[6][7])))) # (!L2_COUNT[1] & (((C1L461))));


--C1_BUFFER[1][7] is fifo:int_fifo|BUFFER[1][7] at FF_X15_Y4_N9
--register power-up is low

C1_BUFFER[1][7] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L40, G1L16,  ,  , VCC);


--C1_BUFFER[2][7] is fifo:int_fifo|BUFFER[2][7] at FF_X14_Y4_N19
--register power-up is low

C1_BUFFER[2][7] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L77, G1L16,  ,  , VCC);


--C1_BUFFER[0][7] is fifo:int_fifo|BUFFER[0][7] at FF_X15_Y4_N11
--register power-up is low

C1_BUFFER[0][7] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L3, G1L16,  ,  , VCC);


--C1L463 is fifo:int_fifo|Mux24~2 at LCCOMB_X15_Y4_N10
C1L463 = (L2_COUNT[1] & ((C1_BUFFER[2][7]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][7] & !L2_COUNT[0]))));


--C1_BUFFER[3][7] is fifo:int_fifo|BUFFER[3][7] at FF_X14_Y4_N23
--register power-up is low

C1_BUFFER[3][7] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L117, G1L16,  ,  , VCC);


--C1L464 is fifo:int_fifo|Mux24~3 at LCCOMB_X15_Y4_N8
C1L464 = (L2_COUNT[0] & ((C1L463 & (C1_BUFFER[3][7])) # (!C1L463 & ((C1_BUFFER[1][7]))))) # (!L2_COUNT[0] & (((C1L463))));


--C1L465 is fifo:int_fifo|Mux24~4 at LCCOMB_X14_Y6_N26
C1L465 = (L2_COUNT[2] & ((C1L462))) # (!L2_COUNT[2] & (C1L464));


--R1L116 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~67 at LCCOMB_X15_Y7_N8
R1L116 = (P1_STATE[3] & (P1_STATE[0] & (!P1_STATE[1] & P1_STATE[4])));


--R1L117 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~0 at LCCOMB_X16_Y7_N8
R1L117 = (R1L116) # ((Q1L5) # ((R1L31) # (!R1L50)));


--R1L118 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~1 at LCCOMB_X16_Y8_N16
R1L118 = (Q1L4) # ((Q1L8) # ((P1_STATE[0] & !R1L43)));


--R1L121 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PDS_Y~0 at LCCOMB_X15_Y7_N6
R1L121 = (A1L235 & ((R1L117) # ((D1L32 & R1L118))));


--R1L120 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~1 at LCCOMB_X15_Y7_N0
R1L120 = (((R1L121) # (!R1L18)) # (!R1L119)) # (!R1L133);


--R1_PDS_d is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PDS_d at LCCOMB_X15_Y7_N10
R1_PDS_d = ((R1L121) # ((Q1L14 & Q1L13))) # (!R1L18);


--EB1L9 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~2 at LCCOMB_X17_Y14_N12
EB1L9 = (EB1_TERM_COUNTER[1]) # ((EB1_TERM_COUNTER[0] & EB1L8));


--EB1L5 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]~3 at LCCOMB_X17_Y14_N20
EB1L5 = (EB1L8 & ((EB1_TERM_COUNTER[1]) # (!EB1_TERM_COUNTER[0]))) # (!EB1L8 & (EB1_TERM_COUNTER[0]));


--DB1L6 is registers:u_registers|registers_istr:u_registers_istr|FE~4 at LCCOMB_X16_Y14_N14
DB1L6 = K1_FIFOEMPTY $ (!DB1L3);


--DB1L2 is registers:u_registers|registers_istr:u_registers_istr|FE~0 at LCCOMB_X16_Y14_N4
DB1L2 = (BB1_CLR_INT) # (!GLOBAL(A1L230));


--DB1L11 is registers:u_registers|registers_istr:u_registers_istr|FF~4 at LCCOMB_X16_Y14_N20
DB1L11 = K1_FIFOFULL $ (DB1L8);


--C1_BUFFER[6][8] is fifo:int_fifo|BUFFER[6][8] at FF_X16_Y5_N29
--register power-up is low

C1_BUFFER[6][8] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L239, G1L18,  ,  , VCC);


--C1_BUFFER[5][8] is fifo:int_fifo|BUFFER[5][8] at FF_X17_Y5_N29
--register power-up is low

C1_BUFFER[5][8] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L202, G1L18,  ,  , VCC);


--C1_BUFFER[4][8] is fifo:int_fifo|BUFFER[4][8] at FF_X17_Y5_N27
--register power-up is low

C1_BUFFER[4][8] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L165, G1L18,  ,  , VCC);


--C1L456 is fifo:int_fifo|Mux23~0 at LCCOMB_X17_Y5_N26
C1L456 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][8])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][8])));


--C1_BUFFER[7][8] is fifo:int_fifo|BUFFER[7][8] at FF_X16_Y5_N19
--register power-up is low

C1_BUFFER[7][8] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L276, G1L18,  ,  , VCC);


--C1L457 is fifo:int_fifo|Mux23~1 at LCCOMB_X16_Y5_N18
C1L457 = (L2_COUNT[1] & ((C1L456 & ((C1_BUFFER[7][8]))) # (!C1L456 & (C1_BUFFER[6][8])))) # (!L2_COUNT[1] & (((C1L456))));


--C1_BUFFER[1][8] is fifo:int_fifo|BUFFER[1][8] at FF_X14_Y5_N9
--register power-up is low

C1_BUFFER[1][8] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L49, G1L18,  ,  , VCC);


--C1_BUFFER[2][8] is fifo:int_fifo|BUFFER[2][8] at FF_X15_Y5_N5
--register power-up is low

C1_BUFFER[2][8] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L89, G1L18,  ,  , VCC);


--C1_BUFFER[0][8] is fifo:int_fifo|BUFFER[0][8] at FF_X15_Y5_N23
--register power-up is low

C1_BUFFER[0][8] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L12, G1L18,  ,  , VCC);


--C1L458 is fifo:int_fifo|Mux23~2 at LCCOMB_X15_Y5_N22
C1L458 = (L2_COUNT[1] & ((C1_BUFFER[2][8]) # ((L2_COUNT[0])))) # (!L2_COUNT[1] & (((C1_BUFFER[0][8] & !L2_COUNT[0]))));


--C1_BUFFER[3][8] is fifo:int_fifo|BUFFER[3][8] at FF_X14_Y5_N31
--register power-up is low

C1_BUFFER[3][8] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L128, G1L18,  ,  , VCC);


--C1L459 is fifo:int_fifo|Mux23~3 at LCCOMB_X14_Y5_N8
C1L459 = (C1L458 & ((C1_BUFFER[3][8]) # ((!L2_COUNT[0])))) # (!C1L458 & (((C1_BUFFER[1][8] & L2_COUNT[0]))));


--C1L460 is fifo:int_fifo|Mux23~4 at LCCOMB_X14_Y5_N4
C1L460 = (L2_COUNT[2] & ((C1L457))) # (!L2_COUNT[2] & (C1L459));


--C1_BUFFER[6][9] is fifo:int_fifo|BUFFER[6][9] at FF_X16_Y5_N9
--register power-up is low

C1_BUFFER[6][9] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L239, G1L20,  ,  , VCC);


--C1_BUFFER[5][9] is fifo:int_fifo|BUFFER[5][9] at FF_X17_Y5_N5
--register power-up is low

C1_BUFFER[5][9] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L202, G1L20,  ,  , VCC);


--C1_BUFFER[4][9] is fifo:int_fifo|BUFFER[4][9] at FF_X17_Y5_N31
--register power-up is low

C1_BUFFER[4][9] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L165, G1L20,  ,  , VCC);


--C1L451 is fifo:int_fifo|Mux22~0 at LCCOMB_X17_Y5_N30
C1L451 = (L2_COUNT[0] & ((C1_BUFFER[5][9]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][9] & !L2_COUNT[1]))));


--C1_BUFFER[7][9] is fifo:int_fifo|BUFFER[7][9] at FF_X16_Y5_N11
--register power-up is low

C1_BUFFER[7][9] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L276, G1L20,  ,  , VCC);


--C1L452 is fifo:int_fifo|Mux22~1 at LCCOMB_X16_Y5_N10
C1L452 = (C1L451 & (((C1_BUFFER[7][9]) # (!L2_COUNT[1])))) # (!C1L451 & (C1_BUFFER[6][9] & ((L2_COUNT[1]))));


--C1_BUFFER[1][9] is fifo:int_fifo|BUFFER[1][9] at FF_X15_Y6_N29
--register power-up is low

C1_BUFFER[1][9] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L49, G1L20,  ,  , VCC);


--C1_BUFFER[2][9] is fifo:int_fifo|BUFFER[2][9] at FF_X15_Y5_N1
--register power-up is low

C1_BUFFER[2][9] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L89, G1L20,  ,  , VCC);


--C1_BUFFER[0][9] is fifo:int_fifo|BUFFER[0][9] at FF_X15_Y5_N31
--register power-up is low

C1_BUFFER[0][9] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L12, G1L20,  ,  , VCC);


--C1L453 is fifo:int_fifo|Mux22~2 at LCCOMB_X15_Y5_N30
C1L453 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][9])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][9])));


--C1_BUFFER[3][9] is fifo:int_fifo|BUFFER[3][9] at FF_X14_Y5_N5
--register power-up is low

C1_BUFFER[3][9] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L128, G1L20,  ,  , VCC);


--C1L454 is fifo:int_fifo|Mux22~3 at LCCOMB_X15_Y6_N28
C1L454 = (C1L453 & ((C1_BUFFER[3][9]) # ((!L2_COUNT[0])))) # (!C1L453 & (((C1_BUFFER[1][9] & L2_COUNT[0]))));


--C1L455 is fifo:int_fifo|Mux22~4 at LCCOMB_X15_Y6_N12
C1L455 = (L2_COUNT[2] & (C1L452)) # (!L2_COUNT[2] & ((C1L454)));


--C1_BUFFER[6][10] is fifo:int_fifo|BUFFER[6][10] at FF_X16_Y5_N13
--register power-up is low

C1_BUFFER[6][10] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L239, G1L22,  ,  , VCC);


--C1_BUFFER[5][10] is fifo:int_fifo|BUFFER[5][10] at FF_X17_Y5_N13
--register power-up is low

C1_BUFFER[5][10] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L202, G1L22,  ,  , VCC);


--C1_BUFFER[4][10] is fifo:int_fifo|BUFFER[4][10] at FF_X17_Y5_N15
--register power-up is low

C1_BUFFER[4][10] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L165, G1L22,  ,  , VCC);


--C1L446 is fifo:int_fifo|Mux21~0 at LCCOMB_X17_Y5_N14
C1L446 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][10])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][10])));


--C1_BUFFER[7][10] is fifo:int_fifo|BUFFER[7][10] at FF_X16_Y5_N3
--register power-up is low

C1_BUFFER[7][10] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L276, G1L22,  ,  , VCC);


--C1L447 is fifo:int_fifo|Mux21~1 at LCCOMB_X16_Y5_N2
C1L447 = (C1L446 & (((C1_BUFFER[7][10]) # (!L2_COUNT[1])))) # (!C1L446 & (C1_BUFFER[6][10] & ((L2_COUNT[1]))));


--C1_BUFFER[1][10] is fifo:int_fifo|BUFFER[1][10] at FF_X14_Y5_N27
--register power-up is low

C1_BUFFER[1][10] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L49, G1L22,  ,  , VCC);


--C1_BUFFER[2][10] is fifo:int_fifo|BUFFER[2][10] at FF_X15_Y5_N25
--register power-up is low

C1_BUFFER[2][10] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L89, G1L22,  ,  , VCC);


--C1_BUFFER[0][10] is fifo:int_fifo|BUFFER[0][10] at FF_X15_Y5_N15
--register power-up is low

C1_BUFFER[0][10] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L12, G1L22,  ,  , VCC);


--C1L448 is fifo:int_fifo|Mux21~2 at LCCOMB_X15_Y5_N14
C1L448 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][10])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][10])));


--C1_BUFFER[3][10] is fifo:int_fifo|BUFFER[3][10] at FF_X14_Y5_N17
--register power-up is low

C1_BUFFER[3][10] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L128, G1L22,  ,  , VCC);


--C1L449 is fifo:int_fifo|Mux21~3 at LCCOMB_X14_Y5_N26
C1L449 = (L2_COUNT[0] & ((C1L448 & ((C1_BUFFER[3][10]))) # (!C1L448 & (C1_BUFFER[1][10])))) # (!L2_COUNT[0] & (C1L448));


--C1L450 is fifo:int_fifo|Mux21~4 at LCCOMB_X15_Y6_N10
C1L450 = (L2_COUNT[2] & (C1L447)) # (!L2_COUNT[2] & ((C1L449)));


--C1_BUFFER[6][11] is fifo:int_fifo|BUFFER[6][11] at FF_X16_Y5_N1
--register power-up is low

C1_BUFFER[6][11] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L239, G1L24,  ,  , VCC);


--C1_BUFFER[5][11] is fifo:int_fifo|BUFFER[5][11] at FF_X17_Y5_N1
--register power-up is low

C1_BUFFER[5][11] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L202, G1L24,  ,  , VCC);


--C1_BUFFER[4][11] is fifo:int_fifo|BUFFER[4][11] at FF_X17_Y5_N11
--register power-up is low

C1_BUFFER[4][11] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L165, G1L24,  ,  , VCC);


--C1L441 is fifo:int_fifo|Mux20~0 at LCCOMB_X17_Y5_N10
C1L441 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][11])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][11])));


--C1_BUFFER[7][11] is fifo:int_fifo|BUFFER[7][11] at FF_X16_Y5_N15
--register power-up is low

C1_BUFFER[7][11] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L276, G1L24,  ,  , VCC);


--C1L442 is fifo:int_fifo|Mux20~1 at LCCOMB_X16_Y5_N14
C1L442 = (L2_COUNT[1] & ((C1L441 & (C1_BUFFER[7][11])) # (!C1L441 & ((C1_BUFFER[6][11]))))) # (!L2_COUNT[1] & (C1L441));


--C1_BUFFER[1][11] is fifo:int_fifo|BUFFER[1][11] at FF_X14_Y5_N3
--register power-up is low

C1_BUFFER[1][11] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L49, G1L24,  ,  , VCC);


--C1_BUFFER[2][11] is fifo:int_fifo|BUFFER[2][11] at FF_X15_Y5_N17
--register power-up is low

C1_BUFFER[2][11] = DFFEAS(G1L24, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L89,  ,  ,  ,  );


--C1_BUFFER[0][11] is fifo:int_fifo|BUFFER[0][11] at FF_X15_Y5_N11
--register power-up is low

C1_BUFFER[0][11] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L12, G1L24,  ,  , VCC);


--C1L443 is fifo:int_fifo|Mux20~2 at LCCOMB_X15_Y5_N10
C1L443 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][11])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][11])));


--C1_BUFFER[3][11] is fifo:int_fifo|BUFFER[3][11] at FF_X14_Y5_N25
--register power-up is low

C1_BUFFER[3][11] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L128, G1L24,  ,  , VCC);


--C1L444 is fifo:int_fifo|Mux20~3 at LCCOMB_X14_Y5_N2
C1L444 = (L2_COUNT[0] & ((C1L443 & ((C1_BUFFER[3][11]))) # (!C1L443 & (C1_BUFFER[1][11])))) # (!L2_COUNT[0] & (C1L443));


--C1L445 is fifo:int_fifo|Mux20~4 at LCCOMB_X14_Y5_N24
C1L445 = (L2_COUNT[2] & ((C1L442))) # (!L2_COUNT[2] & (C1L444));


--C1_BUFFER[6][12] is fifo:int_fifo|BUFFER[6][12] at FF_X16_Y5_N25
--register power-up is low

C1_BUFFER[6][12] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L239, G1L26,  ,  , VCC);


--C1_BUFFER[5][12] is fifo:int_fifo|BUFFER[5][12] at FF_X17_Y5_N25
--register power-up is low

C1_BUFFER[5][12] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L202, G1L26,  ,  , VCC);


--C1_BUFFER[4][12] is fifo:int_fifo|BUFFER[4][12] at FF_X17_Y5_N3
--register power-up is low

C1_BUFFER[4][12] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L165, G1L26,  ,  , VCC);


--C1L436 is fifo:int_fifo|Mux19~0 at LCCOMB_X17_Y5_N2
C1L436 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][12])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][12])));


--C1_BUFFER[7][12] is fifo:int_fifo|BUFFER[7][12] at FF_X16_Y5_N7
--register power-up is low

C1_BUFFER[7][12] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L276, G1L26,  ,  , VCC);


--C1L437 is fifo:int_fifo|Mux19~1 at LCCOMB_X16_Y5_N6
C1L437 = (L2_COUNT[1] & ((C1L436 & ((C1_BUFFER[7][12]))) # (!C1L436 & (C1_BUFFER[6][12])))) # (!L2_COUNT[1] & (((C1L436))));


--C1_BUFFER[1][12] is fifo:int_fifo|BUFFER[1][12] at FF_X14_Y5_N7
--register power-up is low

C1_BUFFER[1][12] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L49, G1L26,  ,  , VCC);


--C1_BUFFER[2][12] is fifo:int_fifo|BUFFER[2][12] at FF_X15_Y5_N13
--register power-up is low

C1_BUFFER[2][12] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L89, G1L26,  ,  , VCC);


--C1_BUFFER[0][12] is fifo:int_fifo|BUFFER[0][12] at FF_X15_Y5_N3
--register power-up is low

C1_BUFFER[0][12] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L12, G1L26,  ,  , VCC);


--C1L438 is fifo:int_fifo|Mux19~2 at LCCOMB_X15_Y5_N2
C1L438 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][12])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][12])));


--C1_BUFFER[3][12] is fifo:int_fifo|BUFFER[3][12] at FF_X14_Y5_N1
--register power-up is low

C1_BUFFER[3][12] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L128, G1L26,  ,  , VCC);


--C1L439 is fifo:int_fifo|Mux19~3 at LCCOMB_X14_Y5_N6
C1L439 = (L2_COUNT[0] & ((C1L438 & (C1_BUFFER[3][12])) # (!C1L438 & ((C1_BUFFER[1][12]))))) # (!L2_COUNT[0] & (((C1L438))));


--C1L440 is fifo:int_fifo|Mux19~4 at LCCOMB_X12_Y6_N8
C1L440 = (L2_COUNT[2] & (C1L437)) # (!L2_COUNT[2] & ((C1L439)));


--C1_BUFFER[6][13] is fifo:int_fifo|BUFFER[6][13] at FF_X16_Y5_N21
--register power-up is low

C1_BUFFER[6][13] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L239, G1L28,  ,  , VCC);


--C1_BUFFER[5][13] is fifo:int_fifo|BUFFER[5][13] at FF_X17_Y5_N21
--register power-up is low

C1_BUFFER[5][13] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L202, G1L28,  ,  , VCC);


--C1_BUFFER[4][13] is fifo:int_fifo|BUFFER[4][13] at FF_X17_Y5_N19
--register power-up is low

C1_BUFFER[4][13] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L165, G1L28,  ,  , VCC);


--C1L431 is fifo:int_fifo|Mux18~0 at LCCOMB_X17_Y5_N18
C1L431 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][13])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][13])));


--C1_BUFFER[7][13] is fifo:int_fifo|BUFFER[7][13] at FF_X16_Y5_N23
--register power-up is low

C1_BUFFER[7][13] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L276, G1L28,  ,  , VCC);


--C1L432 is fifo:int_fifo|Mux18~1 at LCCOMB_X16_Y5_N22
C1L432 = (L2_COUNT[1] & ((C1L431 & ((C1_BUFFER[7][13]))) # (!C1L431 & (C1_BUFFER[6][13])))) # (!L2_COUNT[1] & (((C1L431))));


--C1_BUFFER[1][13] is fifo:int_fifo|BUFFER[1][13] at FF_X14_Y5_N23
--register power-up is low

C1_BUFFER[1][13] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L49, G1L28,  ,  , VCC);


--C1_BUFFER[2][13] is fifo:int_fifo|BUFFER[2][13] at FF_X15_Y5_N9
--register power-up is low

C1_BUFFER[2][13] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L89, G1L28,  ,  , VCC);


--C1_BUFFER[0][13] is fifo:int_fifo|BUFFER[0][13] at FF_X15_Y5_N7
--register power-up is low

C1_BUFFER[0][13] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L12, G1L28,  ,  , VCC);


--C1L433 is fifo:int_fifo|Mux18~2 at LCCOMB_X15_Y5_N6
C1L433 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][13])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][13])));


--C1_BUFFER[3][13] is fifo:int_fifo|BUFFER[3][13] at FF_X14_Y5_N13
--register power-up is low

C1_BUFFER[3][13] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L128, G1L28,  ,  , VCC);


--C1L434 is fifo:int_fifo|Mux18~3 at LCCOMB_X14_Y5_N22
C1L434 = (C1L433 & ((C1_BUFFER[3][13]) # ((!L2_COUNT[0])))) # (!C1L433 & (((C1_BUFFER[1][13] & L2_COUNT[0]))));


--C1L435 is fifo:int_fifo|Mux18~4 at LCCOMB_X15_Y6_N4
C1L435 = (L2_COUNT[2] & ((C1L432))) # (!L2_COUNT[2] & (C1L434));


--C1_BUFFER[6][14] is fifo:int_fifo|BUFFER[6][14] at FF_X16_Y5_N5
--register power-up is low

C1_BUFFER[6][14] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L239, G1L30,  ,  , VCC);


--C1_BUFFER[5][14] is fifo:int_fifo|BUFFER[5][14] at FF_X17_Y5_N9
--register power-up is low

C1_BUFFER[5][14] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L202, G1L30,  ,  , VCC);


--C1_BUFFER[4][14] is fifo:int_fifo|BUFFER[4][14] at FF_X17_Y5_N23
--register power-up is low

C1_BUFFER[4][14] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L165, G1L30,  ,  , VCC);


--C1L426 is fifo:int_fifo|Mux17~0 at LCCOMB_X17_Y5_N22
C1L426 = (L2_COUNT[0] & ((C1_BUFFER[5][14]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][14] & !L2_COUNT[1]))));


--C1_BUFFER[7][14] is fifo:int_fifo|BUFFER[7][14] at FF_X16_Y5_N27
--register power-up is low

C1_BUFFER[7][14] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L276, G1L30,  ,  , VCC);


--C1L427 is fifo:int_fifo|Mux17~1 at LCCOMB_X16_Y5_N26
C1L427 = (L2_COUNT[1] & ((C1L426 & ((C1_BUFFER[7][14]))) # (!C1L426 & (C1_BUFFER[6][14])))) # (!L2_COUNT[1] & (((C1L426))));


--C1_BUFFER[1][14] is fifo:int_fifo|BUFFER[1][14] at FF_X14_Y5_N11
--register power-up is low

C1_BUFFER[1][14] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L49, G1L30,  ,  , VCC);


--C1_BUFFER[2][14] is fifo:int_fifo|BUFFER[2][14] at FF_X15_Y5_N29
--register power-up is low

C1_BUFFER[2][14] = DFFEAS(G1L30, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L89,  ,  ,  ,  );


--C1_BUFFER[0][14] is fifo:int_fifo|BUFFER[0][14] at FF_X15_Y5_N19
--register power-up is low

C1_BUFFER[0][14] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L12, G1L30,  ,  , VCC);


--C1L428 is fifo:int_fifo|Mux17~2 at LCCOMB_X15_Y5_N18
C1L428 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][14])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][14])));


--C1_BUFFER[3][14] is fifo:int_fifo|BUFFER[3][14] at FF_X14_Y5_N21
--register power-up is low

C1_BUFFER[3][14] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L128, G1L30,  ,  , VCC);


--C1L429 is fifo:int_fifo|Mux17~3 at LCCOMB_X14_Y5_N10
C1L429 = (L2_COUNT[0] & ((C1L428 & (C1_BUFFER[3][14])) # (!C1L428 & ((C1_BUFFER[1][14]))))) # (!L2_COUNT[0] & (((C1L428))));


--C1L430 is fifo:int_fifo|Mux17~4 at LCCOMB_X15_Y6_N14
C1L430 = (L2_COUNT[2] & ((C1L427))) # (!L2_COUNT[2] & (C1L429));


--C1_BUFFER[6][15] is fifo:int_fifo|BUFFER[6][15] at FF_X16_Y5_N17
--register power-up is low

C1_BUFFER[6][15] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L239, G1L32,  ,  , VCC);


--C1_BUFFER[5][15] is fifo:int_fifo|BUFFER[5][15] at FF_X17_Y5_N17
--register power-up is low

C1_BUFFER[5][15] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L202, G1L32,  ,  , VCC);


--C1_BUFFER[4][15] is fifo:int_fifo|BUFFER[4][15] at FF_X17_Y5_N7
--register power-up is low

C1_BUFFER[4][15] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L165, G1L32,  ,  , VCC);


--C1L421 is fifo:int_fifo|Mux16~0 at LCCOMB_X17_Y5_N6
C1L421 = (L2_COUNT[0] & ((L2_COUNT[1]) # ((C1_BUFFER[5][15])))) # (!L2_COUNT[0] & (!L2_COUNT[1] & (C1_BUFFER[4][15])));


--C1_BUFFER[7][15] is fifo:int_fifo|BUFFER[7][15] at FF_X16_Y5_N31
--register power-up is low

C1_BUFFER[7][15] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L276, G1L32,  ,  , VCC);


--C1L422 is fifo:int_fifo|Mux16~1 at LCCOMB_X16_Y5_N30
C1L422 = (L2_COUNT[1] & ((C1L421 & ((C1_BUFFER[7][15]))) # (!C1L421 & (C1_BUFFER[6][15])))) # (!L2_COUNT[1] & (((C1L421))));


--C1_BUFFER[1][15] is fifo:int_fifo|BUFFER[1][15] at FF_X14_Y5_N19
--register power-up is low

C1_BUFFER[1][15] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L49, G1L32,  ,  , VCC);


--C1_BUFFER[2][15] is fifo:int_fifo|BUFFER[2][15] at FF_X15_Y5_N21
--register power-up is low

C1_BUFFER[2][15] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L89, G1L32,  ,  , VCC);


--C1_BUFFER[0][15] is fifo:int_fifo|BUFFER[0][15] at FF_X15_Y5_N27
--register power-up is low

C1_BUFFER[0][15] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L12, G1L32,  ,  , VCC);


--C1L423 is fifo:int_fifo|Mux16~2 at LCCOMB_X15_Y5_N26
C1L423 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][15])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][15])));


--C1_BUFFER[3][15] is fifo:int_fifo|BUFFER[3][15] at FF_X14_Y5_N29
--register power-up is low

C1_BUFFER[3][15] = DFFEAS(G1L32, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L128,  ,  ,  ,  );


--C1L424 is fifo:int_fifo|Mux16~3 at LCCOMB_X14_Y5_N18
C1L424 = (L2_COUNT[0] & ((C1L423 & (C1_BUFFER[3][15])) # (!C1L423 & ((C1_BUFFER[1][15]))))) # (!L2_COUNT[0] & (((C1L423))));


--C1L425 is fifo:int_fifo|Mux16~4 at LCCOMB_X14_Y5_N12
C1L425 = (L2_COUNT[2] & ((C1L422))) # (!L2_COUNT[2] & (C1L424));


--C1_BUFFER[6][16] is fifo:int_fifo|BUFFER[6][16] at FF_X11_Y3_N21
--register power-up is low

C1_BUFFER[6][16] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L248, G1L33,  ,  , VCC);


--C1_BUFFER[5][16] is fifo:int_fifo|BUFFER[5][16] at FF_X12_Y3_N25
--register power-up is low

C1_BUFFER[5][16] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L211, G1L33,  ,  , VCC);


--C1_BUFFER[4][16] is fifo:int_fifo|BUFFER[4][16] at FF_X12_Y3_N3
--register power-up is low

C1_BUFFER[4][16] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L174, G1L33,  ,  , VCC);


--C1L416 is fifo:int_fifo|Mux15~0 at LCCOMB_X12_Y3_N2
C1L416 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][16])) # (!L2_COUNT[0] & ((C1_BUFFER[4][16])))));


--C1_BUFFER[7][16] is fifo:int_fifo|BUFFER[7][16] at FF_X11_Y3_N31
--register power-up is low

C1_BUFFER[7][16] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L285, G1L33,  ,  , VCC);


--C1L417 is fifo:int_fifo|Mux15~1 at LCCOMB_X11_Y3_N30
C1L417 = (C1L416 & (((C1_BUFFER[7][16]) # (!L2_COUNT[1])))) # (!C1L416 & (C1_BUFFER[6][16] & ((L2_COUNT[1]))));


--C1_BUFFER[1][16] is fifo:int_fifo|BUFFER[1][16] at FF_X10_Y3_N9
--register power-up is low

C1_BUFFER[1][16] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L58, G1L33,  ,  , VCC);


--C1_BUFFER[2][16] is fifo:int_fifo|BUFFER[2][16] at FF_X9_Y3_N5
--register power-up is low

C1_BUFFER[2][16] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L98, G1L33,  ,  , VCC);


--C1_BUFFER[0][16] is fifo:int_fifo|BUFFER[0][16] at FF_X9_Y3_N7
--register power-up is low

C1_BUFFER[0][16] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L21, G1L33,  ,  , VCC);


--C1L418 is fifo:int_fifo|Mux15~2 at LCCOMB_X9_Y3_N6
C1L418 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][16])) # (!L2_COUNT[1] & ((C1_BUFFER[0][16])))));


--C1_BUFFER[3][16] is fifo:int_fifo|BUFFER[3][16] at FF_X11_Y5_N13
--register power-up is low

C1_BUFFER[3][16] = DFFEAS(G1L33, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L137,  ,  ,  ,  );


--C1L419 is fifo:int_fifo|Mux15~3 at LCCOMB_X10_Y3_N8
C1L419 = (C1L418 & ((C1_BUFFER[3][16]) # ((!L2_COUNT[0])))) # (!C1L418 & (((C1_BUFFER[1][16] & L2_COUNT[0]))));


--C1L420 is fifo:int_fifo|Mux15~4 at LCCOMB_X10_Y3_N12
C1L420 = (L2_COUNT[2] & (C1L417)) # (!L2_COUNT[2] & ((C1L419)));


--R1L12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~0 at LCCOMB_X12_Y8_N16
R1L12 = (R1L29 & ((D1L32 & ((A1L235))) # (!D1L32 & (DSK1_IN_))));


--R1L11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_Y~0 at LCCOMB_X12_Y7_N2
R1L11 = (!P1_STATE[3] & (!P1_STATE[2] & (P1_STATE[4] $ (P1_STATE[1]))));


--R1L13 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~1 at LCCOMB_X12_Y8_N22
R1L13 = (A1L235 & (((R1L33)))) # (!A1L235 & (P1_STATE[0] & (R1L11)));


--R1L14 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~2 at LCCOMB_X12_Y8_N26
R1L14 = (R1L13) # ((R1L28) # ((R1L27 & R1L12)));


--C1_BUFFER[6][17] is fifo:int_fifo|BUFFER[6][17] at FF_X11_Y3_N9
--register power-up is low

C1_BUFFER[6][17] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L248, G1L34,  ,  , VCC);


--C1_BUFFER[5][17] is fifo:int_fifo|BUFFER[5][17] at FF_X12_Y3_N1
--register power-up is low

C1_BUFFER[5][17] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L211, G1L34,  ,  , VCC);


--C1_BUFFER[4][17] is fifo:int_fifo|BUFFER[4][17] at FF_X12_Y3_N7
--register power-up is low

C1_BUFFER[4][17] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L174, G1L34,  ,  , VCC);


--C1L411 is fifo:int_fifo|Mux14~0 at LCCOMB_X12_Y3_N6
C1L411 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][17])) # (!L2_COUNT[0] & ((C1_BUFFER[4][17])))));


--C1_BUFFER[7][17] is fifo:int_fifo|BUFFER[7][17] at FF_X11_Y3_N11
--register power-up is low

C1_BUFFER[7][17] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L285, G1L34,  ,  , VCC);


--C1L412 is fifo:int_fifo|Mux14~1 at LCCOMB_X11_Y3_N10
C1L412 = (C1L411 & (((C1_BUFFER[7][17]) # (!L2_COUNT[1])))) # (!C1L411 & (C1_BUFFER[6][17] & ((L2_COUNT[1]))));


--C1_BUFFER[1][17] is fifo:int_fifo|BUFFER[1][17] at FF_X10_Y3_N23
--register power-up is low

C1_BUFFER[1][17] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L58, G1L34,  ,  , VCC);


--C1_BUFFER[2][17] is fifo:int_fifo|BUFFER[2][17] at FF_X9_Y3_N29
--register power-up is low

C1_BUFFER[2][17] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L98, G1L34,  ,  , VCC);


--C1_BUFFER[0][17] is fifo:int_fifo|BUFFER[0][17] at FF_X9_Y3_N27
--register power-up is low

C1_BUFFER[0][17] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L21, G1L34,  ,  , VCC);


--C1L413 is fifo:int_fifo|Mux14~2 at LCCOMB_X9_Y3_N26
C1L413 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][17])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][17])));


--C1_BUFFER[3][17] is fifo:int_fifo|BUFFER[3][17] at FF_X11_Y5_N11
--register power-up is low

C1_BUFFER[3][17] = DFFEAS(G1L34, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L137,  ,  ,  ,  );


--C1L414 is fifo:int_fifo|Mux14~3 at LCCOMB_X10_Y3_N22
C1L414 = (L2_COUNT[0] & ((C1L413 & (C1_BUFFER[3][17])) # (!C1L413 & ((C1_BUFFER[1][17]))))) # (!L2_COUNT[0] & (((C1L413))));


--C1L415 is fifo:int_fifo|Mux14~4 at LCCOMB_X10_Y3_N6
C1L415 = (L2_COUNT[2] & (C1L412)) # (!L2_COUNT[2] & ((C1L414)));


--C1_BUFFER[6][18] is fifo:int_fifo|BUFFER[6][18] at FF_X11_Y3_N17
--register power-up is low

C1_BUFFER[6][18] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L248, G1L35,  ,  , VCC);


--C1_BUFFER[5][18] is fifo:int_fifo|BUFFER[5][18] at FF_X12_Y3_N13
--register power-up is low

C1_BUFFER[5][18] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L211, G1L35,  ,  , VCC);


--C1_BUFFER[4][18] is fifo:int_fifo|BUFFER[4][18] at FF_X12_Y3_N27
--register power-up is low

C1_BUFFER[4][18] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L174, G1L35,  ,  , VCC);


--C1L406 is fifo:int_fifo|Mux13~0 at LCCOMB_X12_Y3_N26
C1L406 = (L2_COUNT[0] & ((C1_BUFFER[5][18]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][18] & !L2_COUNT[1]))));


--C1_BUFFER[7][18] is fifo:int_fifo|BUFFER[7][18] at FF_X11_Y3_N19
--register power-up is low

C1_BUFFER[7][18] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L285, G1L35,  ,  , VCC);


--C1L407 is fifo:int_fifo|Mux13~1 at LCCOMB_X11_Y3_N18
C1L407 = (L2_COUNT[1] & ((C1L406 & ((C1_BUFFER[7][18]))) # (!C1L406 & (C1_BUFFER[6][18])))) # (!L2_COUNT[1] & (((C1L406))));


--C1_BUFFER[1][18] is fifo:int_fifo|BUFFER[1][18] at FF_X10_Y3_N5
--register power-up is low

C1_BUFFER[1][18] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L58, G1L35,  ,  , VCC);


--C1_BUFFER[2][18] is fifo:int_fifo|BUFFER[2][18] at FF_X9_Y3_N25
--register power-up is low

C1_BUFFER[2][18] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L98, G1L35,  ,  , VCC);


--C1_BUFFER[0][18] is fifo:int_fifo|BUFFER[0][18] at FF_X9_Y3_N19
--register power-up is low

C1_BUFFER[0][18] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L21, G1L35,  ,  , VCC);


--C1L408 is fifo:int_fifo|Mux13~2 at LCCOMB_X9_Y3_N18
C1L408 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][18])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][18])));


--C1_BUFFER[3][18] is fifo:int_fifo|BUFFER[3][18] at FF_X11_Y5_N25
--register power-up is low

C1_BUFFER[3][18] = DFFEAS(G1L35, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L137,  ,  ,  ,  );


--C1L409 is fifo:int_fifo|Mux13~3 at LCCOMB_X10_Y3_N4
C1L409 = (C1L408 & ((C1_BUFFER[3][18]) # ((!L2_COUNT[0])))) # (!C1L408 & (((C1_BUFFER[1][18] & L2_COUNT[0]))));


--C1L410 is fifo:int_fifo|Mux13~4 at LCCOMB_X10_Y3_N0
C1L410 = (L2_COUNT[2] & (C1L407)) # (!L2_COUNT[2] & ((C1L409)));


--C1_BUFFER[6][19] is fifo:int_fifo|BUFFER[6][19] at FF_X11_Y3_N1
--register power-up is low

C1_BUFFER[6][19] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L248, G1L36,  ,  , VCC);


--C1_BUFFER[5][19] is fifo:int_fifo|BUFFER[5][19] at FF_X12_Y3_N29
--register power-up is low

C1_BUFFER[5][19] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L211, G1L36,  ,  , VCC);


--C1_BUFFER[4][19] is fifo:int_fifo|BUFFER[4][19] at FF_X12_Y3_N23
--register power-up is low

C1_BUFFER[4][19] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L174, G1L36,  ,  , VCC);


--C1L401 is fifo:int_fifo|Mux12~0 at LCCOMB_X12_Y3_N22
C1L401 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][19])) # (!L2_COUNT[0] & ((C1_BUFFER[4][19])))));


--C1_BUFFER[7][19] is fifo:int_fifo|BUFFER[7][19] at FF_X11_Y3_N27
--register power-up is low

C1_BUFFER[7][19] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L285, G1L36,  ,  , VCC);


--C1L402 is fifo:int_fifo|Mux12~1 at LCCOMB_X11_Y3_N26
C1L402 = (L2_COUNT[1] & ((C1L401 & ((C1_BUFFER[7][19]))) # (!C1L401 & (C1_BUFFER[6][19])))) # (!L2_COUNT[1] & (((C1L401))));


--C1_BUFFER[1][19] is fifo:int_fifo|BUFFER[1][19] at FF_X10_Y3_N11
--register power-up is low

C1_BUFFER[1][19] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L58, G1L36,  ,  , VCC);


--C1_BUFFER[2][19] is fifo:int_fifo|BUFFER[2][19] at FF_X9_Y3_N1
--register power-up is low

C1_BUFFER[2][19] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L98, G1L36,  ,  , VCC);


--C1_BUFFER[0][19] is fifo:int_fifo|BUFFER[0][19] at FF_X9_Y3_N11
--register power-up is low

C1_BUFFER[0][19] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L21, G1L36,  ,  , VCC);


--C1L403 is fifo:int_fifo|Mux12~2 at LCCOMB_X9_Y3_N10
C1L403 = (L2_COUNT[1] & ((L2_COUNT[0]) # ((C1_BUFFER[2][19])))) # (!L2_COUNT[1] & (!L2_COUNT[0] & (C1_BUFFER[0][19])));


--C1_BUFFER[3][19] is fifo:int_fifo|BUFFER[3][19] at FF_X11_Y5_N19
--register power-up is low

C1_BUFFER[3][19] = DFFEAS(G1L36, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L137,  ,  ,  ,  );


--C1L404 is fifo:int_fifo|Mux12~3 at LCCOMB_X10_Y3_N10
C1L404 = (C1L403 & ((C1_BUFFER[3][19]) # ((!L2_COUNT[0])))) # (!C1L403 & (((C1_BUFFER[1][19] & L2_COUNT[0]))));


--C1L405 is fifo:int_fifo|Mux12~4 at LCCOMB_X10_Y3_N26
C1L405 = (L2_COUNT[2] & ((C1L402))) # (!L2_COUNT[2] & (C1L404));


--C1_BUFFER[6][20] is fifo:int_fifo|BUFFER[6][20] at FF_X11_Y3_N5
--register power-up is low

C1_BUFFER[6][20] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L248, G1L37,  ,  , VCC);


--C1_BUFFER[5][20] is fifo:int_fifo|BUFFER[5][20] at FF_X12_Y3_N9
--register power-up is low

C1_BUFFER[5][20] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L211, G1L37,  ,  , VCC);


--C1_BUFFER[4][20] is fifo:int_fifo|BUFFER[4][20] at FF_X12_Y3_N31
--register power-up is low

C1_BUFFER[4][20] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L174, G1L37,  ,  , VCC);


--C1L396 is fifo:int_fifo|Mux11~0 at LCCOMB_X12_Y3_N30
C1L396 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][20])) # (!L2_COUNT[0] & ((C1_BUFFER[4][20])))));


--C1_BUFFER[7][20] is fifo:int_fifo|BUFFER[7][20] at FF_X11_Y3_N3
--register power-up is low

C1_BUFFER[7][20] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L285, G1L37,  ,  , VCC);


--C1L397 is fifo:int_fifo|Mux11~1 at LCCOMB_X11_Y3_N2
C1L397 = (C1L396 & (((C1_BUFFER[7][20]) # (!L2_COUNT[1])))) # (!C1L396 & (C1_BUFFER[6][20] & ((L2_COUNT[1]))));


--C1_BUFFER[1][20] is fifo:int_fifo|BUFFER[1][20] at FF_X10_Y3_N29
--register power-up is low

C1_BUFFER[1][20] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L58, G1L37,  ,  , VCC);


--C1_BUFFER[2][20] is fifo:int_fifo|BUFFER[2][20] at FF_X9_Y3_N17
--register power-up is low

C1_BUFFER[2][20] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L98, G1L37,  ,  , VCC);


--C1_BUFFER[0][20] is fifo:int_fifo|BUFFER[0][20] at FF_X9_Y3_N15
--register power-up is low

C1_BUFFER[0][20] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L21, G1L37,  ,  , VCC);


--C1L398 is fifo:int_fifo|Mux11~2 at LCCOMB_X9_Y3_N14
C1L398 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][20])) # (!L2_COUNT[1] & ((C1_BUFFER[0][20])))));


--C1_BUFFER[3][20] is fifo:int_fifo|BUFFER[3][20] at FF_X11_Y5_N17
--register power-up is low

C1_BUFFER[3][20] = DFFEAS(G1L37, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L137,  ,  ,  ,  );


--C1L399 is fifo:int_fifo|Mux11~3 at LCCOMB_X10_Y3_N28
C1L399 = (C1L398 & ((C1_BUFFER[3][20]) # ((!L2_COUNT[0])))) # (!C1L398 & (((C1_BUFFER[1][20] & L2_COUNT[0]))));


--C1L400 is fifo:int_fifo|Mux11~4 at LCCOMB_X10_Y3_N16
C1L400 = (L2_COUNT[2] & (C1L397)) # (!L2_COUNT[2] & ((C1L399)));


--C1_BUFFER[6][21] is fifo:int_fifo|BUFFER[6][21] at FF_X11_Y3_N13
--register power-up is low

C1_BUFFER[6][21] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L248, G1L38,  ,  , VCC);


--C1_BUFFER[5][21] is fifo:int_fifo|BUFFER[5][21] at FF_X12_Y3_N21
--register power-up is low

C1_BUFFER[5][21] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L211, G1L38,  ,  , VCC);


--C1_BUFFER[4][21] is fifo:int_fifo|BUFFER[4][21] at FF_X12_Y3_N19
--register power-up is low

C1_BUFFER[4][21] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L174, G1L38,  ,  , VCC);


--C1L391 is fifo:int_fifo|Mux10~0 at LCCOMB_X12_Y3_N18
C1L391 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][21])) # (!L2_COUNT[0] & ((C1_BUFFER[4][21])))));


--C1_BUFFER[7][21] is fifo:int_fifo|BUFFER[7][21] at FF_X11_Y3_N7
--register power-up is low

C1_BUFFER[7][21] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L285, G1L38,  ,  , VCC);


--C1L392 is fifo:int_fifo|Mux10~1 at LCCOMB_X11_Y3_N6
C1L392 = (C1L391 & (((C1_BUFFER[7][21]) # (!L2_COUNT[1])))) # (!C1L391 & (C1_BUFFER[6][21] & ((L2_COUNT[1]))));


--C1_BUFFER[1][21] is fifo:int_fifo|BUFFER[1][21] at FF_X10_Y3_N19
--register power-up is low

C1_BUFFER[1][21] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L58, G1L38,  ,  , VCC);


--C1_BUFFER[2][21] is fifo:int_fifo|BUFFER[2][21] at FF_X9_Y3_N21
--register power-up is low

C1_BUFFER[2][21] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L98, G1L38,  ,  , VCC);


--C1_BUFFER[0][21] is fifo:int_fifo|BUFFER[0][21] at FF_X9_Y3_N23
--register power-up is low

C1_BUFFER[0][21] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L21, G1L38,  ,  , VCC);


--C1L393 is fifo:int_fifo|Mux10~2 at LCCOMB_X9_Y3_N22
C1L393 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][21])) # (!L2_COUNT[1] & ((C1_BUFFER[0][21])))));


--C1_BUFFER[3][21] is fifo:int_fifo|BUFFER[3][21] at FF_X11_Y5_N23
--register power-up is low

C1_BUFFER[3][21] = DFFEAS(G1L38, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L137,  ,  ,  ,  );


--C1L394 is fifo:int_fifo|Mux10~3 at LCCOMB_X10_Y3_N18
C1L394 = (C1L393 & ((C1_BUFFER[3][21]) # ((!L2_COUNT[0])))) # (!C1L393 & (((C1_BUFFER[1][21] & L2_COUNT[0]))));


--C1L395 is fifo:int_fifo|Mux10~4 at LCCOMB_X10_Y3_N30
C1L395 = (L2_COUNT[2] & (C1L392)) # (!L2_COUNT[2] & ((C1L394)));


--C1_BUFFER[6][22] is fifo:int_fifo|BUFFER[6][22] at FF_X11_Y3_N29
--register power-up is low

C1_BUFFER[6][22] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L248, G1L39,  ,  , VCC);


--C1_BUFFER[5][22] is fifo:int_fifo|BUFFER[5][22] at FF_X12_Y3_N5
--register power-up is low

C1_BUFFER[5][22] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L211, G1L39,  ,  , VCC);


--C1_BUFFER[4][22] is fifo:int_fifo|BUFFER[4][22] at FF_X12_Y3_N15
--register power-up is low

C1_BUFFER[4][22] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L174, G1L39,  ,  , VCC);


--C1L386 is fifo:int_fifo|Mux9~0 at LCCOMB_X12_Y3_N14
C1L386 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][22])) # (!L2_COUNT[0] & ((C1_BUFFER[4][22])))));


--C1_BUFFER[7][22] is fifo:int_fifo|BUFFER[7][22] at FF_X11_Y3_N15
--register power-up is low

C1_BUFFER[7][22] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L285, G1L39,  ,  , VCC);


--C1L387 is fifo:int_fifo|Mux9~1 at LCCOMB_X11_Y3_N14
C1L387 = (L2_COUNT[1] & ((C1L386 & (C1_BUFFER[7][22])) # (!C1L386 & ((C1_BUFFER[6][22]))))) # (!L2_COUNT[1] & (C1L386));


--C1_BUFFER[1][22] is fifo:int_fifo|BUFFER[1][22] at FF_X10_Y3_N21
--register power-up is low

C1_BUFFER[1][22] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L58, G1L39,  ,  , VCC);


--C1_BUFFER[2][22] is fifo:int_fifo|BUFFER[2][22] at FF_X9_Y3_N13
--register power-up is low

C1_BUFFER[2][22] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L98, G1L39,  ,  , VCC);


--C1_BUFFER[0][22] is fifo:int_fifo|BUFFER[0][22] at FF_X9_Y3_N3
--register power-up is low

C1_BUFFER[0][22] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L21, G1L39,  ,  , VCC);


--C1L388 is fifo:int_fifo|Mux9~2 at LCCOMB_X9_Y3_N2
C1L388 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][22])) # (!L2_COUNT[1] & ((C1_BUFFER[0][22])))));


--C1_BUFFER[3][22] is fifo:int_fifo|BUFFER[3][22] at FF_X11_Y5_N29
--register power-up is low

C1_BUFFER[3][22] = DFFEAS(G1L39, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L137,  ,  ,  ,  );


--C1L389 is fifo:int_fifo|Mux9~3 at LCCOMB_X10_Y3_N20
C1L389 = (C1L388 & (((C1_BUFFER[3][22])) # (!L2_COUNT[0]))) # (!C1L388 & (L2_COUNT[0] & (C1_BUFFER[1][22])));


--C1L390 is fifo:int_fifo|Mux9~4 at LCCOMB_X10_Y3_N24
C1L390 = (L2_COUNT[2] & ((C1L387))) # (!L2_COUNT[2] & (C1L389));


--C1_BUFFER[6][23] is fifo:int_fifo|BUFFER[6][23] at FF_X11_Y3_N25
--register power-up is low

C1_BUFFER[6][23] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L248, G1L40,  ,  , VCC);


--C1_BUFFER[5][23] is fifo:int_fifo|BUFFER[5][23] at FF_X12_Y3_N17
--register power-up is low

C1_BUFFER[5][23] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L211, G1L40,  ,  , VCC);


--C1_BUFFER[4][23] is fifo:int_fifo|BUFFER[4][23] at FF_X12_Y3_N11
--register power-up is low

C1_BUFFER[4][23] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L174, G1L40,  ,  , VCC);


--C1L381 is fifo:int_fifo|Mux8~0 at LCCOMB_X12_Y3_N10
C1L381 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][23])) # (!L2_COUNT[0] & ((C1_BUFFER[4][23])))));


--C1_BUFFER[7][23] is fifo:int_fifo|BUFFER[7][23] at FF_X11_Y3_N23
--register power-up is low

C1_BUFFER[7][23] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L285, G1L40,  ,  , VCC);


--C1L382 is fifo:int_fifo|Mux8~1 at LCCOMB_X11_Y3_N22
C1L382 = (L2_COUNT[1] & ((C1L381 & (C1_BUFFER[7][23])) # (!C1L381 & ((C1_BUFFER[6][23]))))) # (!L2_COUNT[1] & (C1L381));


--C1_BUFFER[1][23] is fifo:int_fifo|BUFFER[1][23] at FF_X10_Y3_N15
--register power-up is low

C1_BUFFER[1][23] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L58, G1L40,  ,  , VCC);


--C1_BUFFER[2][23] is fifo:int_fifo|BUFFER[2][23] at FF_X9_Y3_N9
--register power-up is low

C1_BUFFER[2][23] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L98, G1L40,  ,  , VCC);


--C1_BUFFER[0][23] is fifo:int_fifo|BUFFER[0][23] at FF_X9_Y3_N31
--register power-up is low

C1_BUFFER[0][23] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L21, G1L40,  ,  , VCC);


--C1L383 is fifo:int_fifo|Mux8~2 at LCCOMB_X9_Y3_N30
C1L383 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][23])) # (!L2_COUNT[1] & ((C1_BUFFER[0][23])))));


--C1_BUFFER[3][23] is fifo:int_fifo|BUFFER[3][23] at FF_X11_Y5_N3
--register power-up is low

C1_BUFFER[3][23] = DFFEAS(G1L40, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L137,  ,  ,  ,  );


--C1L384 is fifo:int_fifo|Mux8~3 at LCCOMB_X10_Y3_N14
C1L384 = (C1L383 & ((C1_BUFFER[3][23]) # ((!L2_COUNT[0])))) # (!C1L383 & (((C1_BUFFER[1][23] & L2_COUNT[0]))));


--C1L385 is fifo:int_fifo|Mux8~4 at LCCOMB_X10_Y3_N2
C1L385 = (L2_COUNT[2] & ((C1L382))) # (!L2_COUNT[2] & (C1L384));


--C1_BUFFER[6][24] is fifo:int_fifo|BUFFER[6][24] at FF_X9_Y6_N25
--register power-up is low

C1_BUFFER[6][24] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L257, G1L41,  ,  , VCC);


--C1_BUFFER[5][24] is fifo:int_fifo|BUFFER[5][24] at FF_X9_Y5_N21
--register power-up is low

C1_BUFFER[5][24] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L220, G1L41,  ,  , VCC);


--C1_BUFFER[4][24] is fifo:int_fifo|BUFFER[4][24] at FF_X9_Y5_N3
--register power-up is low

C1_BUFFER[4][24] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L183, G1L41,  ,  , VCC);


--C1L376 is fifo:int_fifo|Mux7~0 at LCCOMB_X9_Y5_N2
C1L376 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][24])) # (!L2_COUNT[0] & ((C1_BUFFER[4][24])))));


--C1_BUFFER[7][24] is fifo:int_fifo|BUFFER[7][24] at FF_X9_Y6_N15
--register power-up is low

C1_BUFFER[7][24] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L294, G1L41,  ,  , VCC);


--C1L377 is fifo:int_fifo|Mux7~1 at LCCOMB_X9_Y6_N14
C1L377 = (L2_COUNT[1] & ((C1L376 & (C1_BUFFER[7][24])) # (!C1L376 & ((C1_BUFFER[6][24]))))) # (!L2_COUNT[1] & (C1L376));


--C1_BUFFER[1][24] is fifo:int_fifo|BUFFER[1][24] at FF_X10_Y6_N29
--register power-up is low

C1_BUFFER[1][24] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L67, G1L41,  ,  , VCC);


--C1_BUFFER[2][24] is fifo:int_fifo|BUFFER[2][24] at FF_X11_Y6_N13
--register power-up is low

C1_BUFFER[2][24] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L107, G1L41,  ,  , VCC);


--C1_BUFFER[0][24] is fifo:int_fifo|BUFFER[0][24] at FF_X11_Y6_N27
--register power-up is low

C1_BUFFER[0][24] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L30, G1L41,  ,  , VCC);


--C1L378 is fifo:int_fifo|Mux7~2 at LCCOMB_X11_Y6_N26
C1L378 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][24])) # (!L2_COUNT[1] & ((C1_BUFFER[0][24])))));


--C1_BUFFER[3][24] is fifo:int_fifo|BUFFER[3][24] at FF_X11_Y5_N5
--register power-up is low

C1_BUFFER[3][24] = DFFEAS(G1L41, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L146,  ,  ,  ,  );


--C1L379 is fifo:int_fifo|Mux7~3 at LCCOMB_X10_Y6_N28
C1L379 = (C1L378 & (((C1_BUFFER[3][24])) # (!L2_COUNT[0]))) # (!C1L378 & (L2_COUNT[0] & (C1_BUFFER[1][24])));


--C1L380 is fifo:int_fifo|Mux7~4 at LCCOMB_X10_Y6_N20
C1L380 = (L2_COUNT[2] & (C1L377)) # (!L2_COUNT[2] & ((C1L379)));


--C1_BUFFER[6][25] is fifo:int_fifo|BUFFER[6][25] at FF_X9_Y6_N29
--register power-up is low

C1_BUFFER[6][25] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L257, G1L42,  ,  , VCC);


--C1_BUFFER[5][25] is fifo:int_fifo|BUFFER[5][25] at FF_X9_Y5_N5
--register power-up is low

C1_BUFFER[5][25] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L220, G1L42,  ,  , VCC);


--C1_BUFFER[4][25] is fifo:int_fifo|BUFFER[4][25] at FF_X9_Y5_N15
--register power-up is low

C1_BUFFER[4][25] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L183, G1L42,  ,  , VCC);


--C1L371 is fifo:int_fifo|Mux6~0 at LCCOMB_X9_Y5_N14
C1L371 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][25])) # (!L2_COUNT[0] & ((C1_BUFFER[4][25])))));


--C1_BUFFER[7][25] is fifo:int_fifo|BUFFER[7][25] at FF_X9_Y6_N31
--register power-up is low

C1_BUFFER[7][25] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L294, G1L42,  ,  , VCC);


--C1L372 is fifo:int_fifo|Mux6~1 at LCCOMB_X9_Y6_N30
C1L372 = (L2_COUNT[1] & ((C1L371 & ((C1_BUFFER[7][25]))) # (!C1L371 & (C1_BUFFER[6][25])))) # (!L2_COUNT[1] & (((C1L371))));


--C1_BUFFER[1][25] is fifo:int_fifo|BUFFER[1][25] at FF_X10_Y6_N31
--register power-up is low

C1_BUFFER[1][25] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L67, G1L42,  ,  , VCC);


--C1_BUFFER[2][25] is fifo:int_fifo|BUFFER[2][25] at FF_X11_Y6_N1
--register power-up is low

C1_BUFFER[2][25] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L107, G1L42,  ,  , VCC);


--C1_BUFFER[0][25] is fifo:int_fifo|BUFFER[0][25] at FF_X11_Y6_N23
--register power-up is low

C1_BUFFER[0][25] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L30, G1L42,  ,  , VCC);


--C1L373 is fifo:int_fifo|Mux6~2 at LCCOMB_X11_Y6_N22
C1L373 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][25])) # (!L2_COUNT[1] & ((C1_BUFFER[0][25])))));


--C1_BUFFER[3][25] is fifo:int_fifo|BUFFER[3][25] at FF_X11_Y5_N31
--register power-up is low

C1_BUFFER[3][25] = DFFEAS(G1L42, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L146,  ,  ,  ,  );


--C1L374 is fifo:int_fifo|Mux6~3 at LCCOMB_X10_Y6_N30
C1L374 = (C1L373 & ((C1_BUFFER[3][25]) # ((!L2_COUNT[0])))) # (!C1L373 & (((C1_BUFFER[1][25] & L2_COUNT[0]))));


--C1L375 is fifo:int_fifo|Mux6~4 at LCCOMB_X10_Y6_N26
C1L375 = (L2_COUNT[2] & (C1L372)) # (!L2_COUNT[2] & ((C1L374)));


--C1_BUFFER[6][26] is fifo:int_fifo|BUFFER[6][26] at FF_X9_Y6_N9
--register power-up is low

C1_BUFFER[6][26] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L257, G1L43,  ,  , VCC);


--C1_BUFFER[5][26] is fifo:int_fifo|BUFFER[5][26] at FF_X9_Y5_N9
--register power-up is low

C1_BUFFER[5][26] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L220, G1L43,  ,  , VCC);


--C1_BUFFER[4][26] is fifo:int_fifo|BUFFER[4][26] at FF_X9_Y5_N23
--register power-up is low

C1_BUFFER[4][26] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L183, G1L43,  ,  , VCC);


--C1L366 is fifo:int_fifo|Mux5~0 at LCCOMB_X9_Y5_N22
C1L366 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][26])) # (!L2_COUNT[0] & ((C1_BUFFER[4][26])))));


--C1_BUFFER[7][26] is fifo:int_fifo|BUFFER[7][26] at FF_X9_Y6_N11
--register power-up is low

C1_BUFFER[7][26] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L294, G1L43,  ,  , VCC);


--C1L367 is fifo:int_fifo|Mux5~1 at LCCOMB_X9_Y6_N10
C1L367 = (C1L366 & (((C1_BUFFER[7][26]) # (!L2_COUNT[1])))) # (!C1L366 & (C1_BUFFER[6][26] & ((L2_COUNT[1]))));


--C1_BUFFER[1][26] is fifo:int_fifo|BUFFER[1][26] at FF_X10_Y6_N5
--register power-up is low

C1_BUFFER[1][26] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L67, G1L43,  ,  , VCC);


--C1_BUFFER[2][26] is fifo:int_fifo|BUFFER[2][26] at FF_X11_Y6_N29
--register power-up is low

C1_BUFFER[2][26] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L107, G1L43,  ,  , VCC);


--C1_BUFFER[0][26] is fifo:int_fifo|BUFFER[0][26] at FF_X11_Y6_N3
--register power-up is low

C1_BUFFER[0][26] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L30, G1L43,  ,  , VCC);


--C1L368 is fifo:int_fifo|Mux5~2 at LCCOMB_X11_Y6_N2
C1L368 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][26])) # (!L2_COUNT[1] & ((C1_BUFFER[0][26])))));


--C1_BUFFER[3][26] is fifo:int_fifo|BUFFER[3][26] at FF_X11_Y5_N1
--register power-up is low

C1_BUFFER[3][26] = DFFEAS(G1L43, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L146,  ,  ,  ,  );


--C1L369 is fifo:int_fifo|Mux5~3 at LCCOMB_X10_Y6_N4
C1L369 = (C1L368 & ((C1_BUFFER[3][26]) # ((!L2_COUNT[0])))) # (!C1L368 & (((C1_BUFFER[1][26] & L2_COUNT[0]))));


--C1L370 is fifo:int_fifo|Mux5~4 at LCCOMB_X10_Y6_N12
C1L370 = (L2_COUNT[2] & (C1L367)) # (!L2_COUNT[2] & ((C1L369)));


--C1_BUFFER[6][27] is fifo:int_fifo|BUFFER[6][27] at FF_X9_Y6_N13
--register power-up is low

C1_BUFFER[6][27] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L257, G1L44,  ,  , VCC);


--C1_BUFFER[5][27] is fifo:int_fifo|BUFFER[5][27] at FF_X9_Y5_N13
--register power-up is low

C1_BUFFER[5][27] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L220, G1L44,  ,  , VCC);


--C1_BUFFER[4][27] is fifo:int_fifo|BUFFER[4][27] at FF_X9_Y5_N31
--register power-up is low

C1_BUFFER[4][27] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L183, G1L44,  ,  , VCC);


--C1L361 is fifo:int_fifo|Mux4~0 at LCCOMB_X9_Y5_N30
C1L361 = (L2_COUNT[0] & ((C1_BUFFER[5][27]) # ((L2_COUNT[1])))) # (!L2_COUNT[0] & (((C1_BUFFER[4][27] & !L2_COUNT[1]))));


--C1_BUFFER[7][27] is fifo:int_fifo|BUFFER[7][27] at FF_X9_Y6_N3
--register power-up is low

C1_BUFFER[7][27] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L294, G1L44,  ,  , VCC);


--C1L362 is fifo:int_fifo|Mux4~1 at LCCOMB_X9_Y6_N2
C1L362 = (C1L361 & (((C1_BUFFER[7][27]) # (!L2_COUNT[1])))) # (!C1L361 & (C1_BUFFER[6][27] & ((L2_COUNT[1]))));


--C1_BUFFER[1][27] is fifo:int_fifo|BUFFER[1][27] at FF_X10_Y6_N19
--register power-up is low

C1_BUFFER[1][27] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L67, G1L44,  ,  , VCC);


--C1_BUFFER[2][27] is fifo:int_fifo|BUFFER[2][27] at FF_X11_Y6_N21
--register power-up is low

C1_BUFFER[2][27] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L107, G1L44,  ,  , VCC);


--C1_BUFFER[0][27] is fifo:int_fifo|BUFFER[0][27] at FF_X11_Y6_N15
--register power-up is low

C1_BUFFER[0][27] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L30, G1L44,  ,  , VCC);


--C1L363 is fifo:int_fifo|Mux4~2 at LCCOMB_X11_Y6_N14
C1L363 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][27])) # (!L2_COUNT[1] & ((C1_BUFFER[0][27])))));


--C1_BUFFER[3][27] is fifo:int_fifo|BUFFER[3][27] at FF_X11_Y5_N7
--register power-up is low

C1_BUFFER[3][27] = DFFEAS(G1L44, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L146,  ,  ,  ,  );


--C1L364 is fifo:int_fifo|Mux4~3 at LCCOMB_X10_Y6_N18
C1L364 = (C1L363 & ((C1_BUFFER[3][27]) # ((!L2_COUNT[0])))) # (!C1L363 & (((C1_BUFFER[1][27] & L2_COUNT[0]))));


--C1L365 is fifo:int_fifo|Mux4~4 at LCCOMB_X10_Y6_N6
C1L365 = (L2_COUNT[2] & (C1L362)) # (!L2_COUNT[2] & ((C1L364)));


--C1_BUFFER[6][28] is fifo:int_fifo|BUFFER[6][28] at FF_X9_Y6_N1
--register power-up is low

C1_BUFFER[6][28] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L257, G1L45,  ,  , VCC);


--C1_BUFFER[5][28] is fifo:int_fifo|BUFFER[5][28] at FF_X9_Y5_N29
--register power-up is low

C1_BUFFER[5][28] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L220, G1L45,  ,  , VCC);


--C1_BUFFER[4][28] is fifo:int_fifo|BUFFER[4][28] at FF_X9_Y5_N19
--register power-up is low

C1_BUFFER[4][28] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L183, G1L45,  ,  , VCC);


--C1L356 is fifo:int_fifo|Mux3~0 at LCCOMB_X9_Y5_N18
C1L356 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][28])) # (!L2_COUNT[0] & ((C1_BUFFER[4][28])))));


--C1_BUFFER[7][28] is fifo:int_fifo|BUFFER[7][28] at FF_X9_Y6_N27
--register power-up is low

C1_BUFFER[7][28] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L294, G1L45,  ,  , VCC);


--C1L357 is fifo:int_fifo|Mux3~1 at LCCOMB_X9_Y6_N26
C1L357 = (L2_COUNT[1] & ((C1L356 & (C1_BUFFER[7][28])) # (!C1L356 & ((C1_BUFFER[6][28]))))) # (!L2_COUNT[1] & (C1L356));


--C1_BUFFER[1][28] is fifo:int_fifo|BUFFER[1][28] at FF_X10_Y6_N1
--register power-up is low

C1_BUFFER[1][28] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L67, G1L45,  ,  , VCC);


--C1_BUFFER[2][28] is fifo:int_fifo|BUFFER[2][28] at FF_X11_Y6_N17
--register power-up is low

C1_BUFFER[2][28] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L107, G1L45,  ,  , VCC);


--C1_BUFFER[0][28] is fifo:int_fifo|BUFFER[0][28] at FF_X11_Y6_N31
--register power-up is low

C1_BUFFER[0][28] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L30, G1L45,  ,  , VCC);


--C1L358 is fifo:int_fifo|Mux3~2 at LCCOMB_X11_Y6_N30
C1L358 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][28])) # (!L2_COUNT[1] & ((C1_BUFFER[0][28])))));


--C1_BUFFER[3][28] is fifo:int_fifo|BUFFER[3][28] at FF_X11_Y5_N21
--register power-up is low

C1_BUFFER[3][28] = DFFEAS(G1L45, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L146,  ,  ,  ,  );


--C1L359 is fifo:int_fifo|Mux3~3 at LCCOMB_X10_Y6_N0
C1L359 = (C1L358 & ((C1_BUFFER[3][28]) # ((!L2_COUNT[0])))) # (!C1L358 & (((C1_BUFFER[1][28] & L2_COUNT[0]))));


--C1L360 is fifo:int_fifo|Mux3~4 at LCCOMB_X10_Y6_N16
C1L360 = (L2_COUNT[2] & (C1L357)) # (!L2_COUNT[2] & ((C1L359)));


--C1_BUFFER[6][29] is fifo:int_fifo|BUFFER[6][29] at FF_X9_Y6_N5
--register power-up is low

C1_BUFFER[6][29] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L257, G1L46,  ,  , VCC);


--C1_BUFFER[5][29] is fifo:int_fifo|BUFFER[5][29] at FF_X9_Y5_N17
--register power-up is low

C1_BUFFER[5][29] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L220, G1L46,  ,  , VCC);


--C1_BUFFER[4][29] is fifo:int_fifo|BUFFER[4][29] at FF_X9_Y5_N27
--register power-up is low

C1_BUFFER[4][29] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L183, G1L46,  ,  , VCC);


--C1L351 is fifo:int_fifo|Mux2~0 at LCCOMB_X9_Y5_N26
C1L351 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][29])) # (!L2_COUNT[0] & ((C1_BUFFER[4][29])))));


--C1_BUFFER[7][29] is fifo:int_fifo|BUFFER[7][29] at FF_X9_Y6_N19
--register power-up is low

C1_BUFFER[7][29] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L294, G1L46,  ,  , VCC);


--C1L352 is fifo:int_fifo|Mux2~1 at LCCOMB_X9_Y6_N18
C1L352 = (C1L351 & (((C1_BUFFER[7][29]) # (!L2_COUNT[1])))) # (!C1L351 & (C1_BUFFER[6][29] & ((L2_COUNT[1]))));


--C1_BUFFER[1][29] is fifo:int_fifo|BUFFER[1][29] at FF_X10_Y6_N23
--register power-up is low

C1_BUFFER[1][29] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L67, G1L46,  ,  , VCC);


--C1_BUFFER[2][29] is fifo:int_fifo|BUFFER[2][29] at FF_X11_Y6_N25
--register power-up is low

C1_BUFFER[2][29] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L107, G1L46,  ,  , VCC);


--C1_BUFFER[0][29] is fifo:int_fifo|BUFFER[0][29] at FF_X11_Y6_N11
--register power-up is low

C1_BUFFER[0][29] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L30, G1L46,  ,  , VCC);


--C1L353 is fifo:int_fifo|Mux2~2 at LCCOMB_X11_Y6_N10
C1L353 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][29])) # (!L2_COUNT[1] & ((C1_BUFFER[0][29])))));


--C1_BUFFER[3][29] is fifo:int_fifo|BUFFER[3][29] at FF_X11_Y5_N15
--register power-up is low

C1_BUFFER[3][29] = DFFEAS(G1L46, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L146,  ,  ,  ,  );


--C1L354 is fifo:int_fifo|Mux2~3 at LCCOMB_X10_Y6_N22
C1L354 = (L2_COUNT[0] & ((C1L353 & (C1_BUFFER[3][29])) # (!C1L353 & ((C1_BUFFER[1][29]))))) # (!L2_COUNT[0] & (((C1L353))));


--C1L355 is fifo:int_fifo|Mux2~4 at LCCOMB_X10_Y6_N2
C1L355 = (L2_COUNT[2] & (C1L352)) # (!L2_COUNT[2] & ((C1L354)));


--C1_BUFFER[6][30] is fifo:int_fifo|BUFFER[6][30] at FF_X9_Y6_N17
--register power-up is low

C1_BUFFER[6][30] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L257, G1L47,  ,  , VCC);


--C1_BUFFER[5][30] is fifo:int_fifo|BUFFER[5][30] at FF_X9_Y5_N25
--register power-up is low

C1_BUFFER[5][30] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L220, G1L47,  ,  , VCC);


--C1_BUFFER[4][30] is fifo:int_fifo|BUFFER[4][30] at FF_X9_Y5_N7
--register power-up is low

C1_BUFFER[4][30] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L183, G1L47,  ,  , VCC);


--C1L346 is fifo:int_fifo|Mux1~0 at LCCOMB_X9_Y5_N6
C1L346 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][30])) # (!L2_COUNT[0] & ((C1_BUFFER[4][30])))));


--C1_BUFFER[7][30] is fifo:int_fifo|BUFFER[7][30] at FF_X9_Y6_N23
--register power-up is low

C1_BUFFER[7][30] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L294, G1L47,  ,  , VCC);


--C1L347 is fifo:int_fifo|Mux1~1 at LCCOMB_X9_Y6_N22
C1L347 = (L2_COUNT[1] & ((C1L346 & (C1_BUFFER[7][30])) # (!C1L346 & ((C1_BUFFER[6][30]))))) # (!L2_COUNT[1] & (C1L346));


--C1_BUFFER[1][30] is fifo:int_fifo|BUFFER[1][30] at FF_X10_Y6_N9
--register power-up is low

C1_BUFFER[1][30] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L67, G1L47,  ,  , VCC);


--C1_BUFFER[2][30] is fifo:int_fifo|BUFFER[2][30] at FF_X11_Y6_N5
--register power-up is low

C1_BUFFER[2][30] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L107, G1L47,  ,  , VCC);


--C1_BUFFER[0][30] is fifo:int_fifo|BUFFER[0][30] at FF_X11_Y6_N19
--register power-up is low

C1_BUFFER[0][30] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L30, G1L47,  ,  , VCC);


--C1L348 is fifo:int_fifo|Mux1~2 at LCCOMB_X11_Y6_N18
C1L348 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][30])) # (!L2_COUNT[1] & ((C1_BUFFER[0][30])))));


--C1_BUFFER[3][30] is fifo:int_fifo|BUFFER[3][30] at FF_X11_Y5_N9
--register power-up is low

C1_BUFFER[3][30] = DFFEAS(G1L47, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L146,  ,  ,  ,  );


--C1L349 is fifo:int_fifo|Mux1~3 at LCCOMB_X10_Y6_N8
C1L349 = (L2_COUNT[0] & ((C1L348 & (C1_BUFFER[3][30])) # (!C1L348 & ((C1_BUFFER[1][30]))))) # (!L2_COUNT[0] & (((C1L348))));


--C1L350 is fifo:int_fifo|Mux1~4 at LCCOMB_X10_Y6_N24
C1L350 = (L2_COUNT[2] & (C1L347)) # (!L2_COUNT[2] & ((C1L349)));


--C1_BUFFER[6][31] is fifo:int_fifo|BUFFER[6][31] at FF_X9_Y6_N21
--register power-up is low

C1_BUFFER[6][31] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L257, G1L49,  ,  , VCC);


--C1_BUFFER[5][31] is fifo:int_fifo|BUFFER[5][31] at FF_X9_Y5_N1
--register power-up is low

C1_BUFFER[5][31] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L220, G1L49,  ,  , VCC);


--C1_BUFFER[4][31] is fifo:int_fifo|BUFFER[4][31] at FF_X9_Y5_N11
--register power-up is low

C1_BUFFER[4][31] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L183, G1L49,  ,  , VCC);


--C1L341 is fifo:int_fifo|Mux0~0 at LCCOMB_X9_Y5_N10
C1L341 = (L2_COUNT[1] & (((L2_COUNT[0])))) # (!L2_COUNT[1] & ((L2_COUNT[0] & (C1_BUFFER[5][31])) # (!L2_COUNT[0] & ((C1_BUFFER[4][31])))));


--C1_BUFFER[7][31] is fifo:int_fifo|BUFFER[7][31] at FF_X9_Y6_N7
--register power-up is low

C1_BUFFER[7][31] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L294, G1L49,  ,  , VCC);


--C1L342 is fifo:int_fifo|Mux0~1 at LCCOMB_X9_Y6_N6
C1L342 = (C1L341 & (((C1_BUFFER[7][31]) # (!L2_COUNT[1])))) # (!C1L341 & (C1_BUFFER[6][31] & ((L2_COUNT[1]))));


--C1_BUFFER[1][31] is fifo:int_fifo|BUFFER[1][31] at FF_X10_Y6_N11
--register power-up is low

C1_BUFFER[1][31] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L67, G1L49,  ,  , VCC);


--C1_BUFFER[2][31] is fifo:int_fifo|BUFFER[2][31] at FF_X11_Y6_N9
--register power-up is low

C1_BUFFER[2][31] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L107, G1L49,  ,  , VCC);


--C1_BUFFER[0][31] is fifo:int_fifo|BUFFER[0][31] at FF_X11_Y6_N7
--register power-up is low

C1_BUFFER[0][31] = DFFEAS( , !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L30, G1L49,  ,  , VCC);


--C1L343 is fifo:int_fifo|Mux0~2 at LCCOMB_X11_Y6_N6
C1L343 = (L2_COUNT[0] & (((L2_COUNT[1])))) # (!L2_COUNT[0] & ((L2_COUNT[1] & (C1_BUFFER[2][31])) # (!L2_COUNT[1] & ((C1_BUFFER[0][31])))));


--C1_BUFFER[3][31] is fifo:int_fifo|BUFFER[3][31] at FF_X11_Y5_N27
--register power-up is low

C1_BUFFER[3][31] = DFFEAS(G1L49, !GLOBAL(U1L18), GLOBAL(CB1L13),  , C1L146,  ,  ,  ,  );


--C1L344 is fifo:int_fifo|Mux0~3 at LCCOMB_X10_Y6_N10
C1L344 = (C1L343 & ((C1_BUFFER[3][31]) # ((!L2_COUNT[0])))) # (!C1L343 & (((C1_BUFFER[1][31] & L2_COUNT[0]))));


--C1L345 is fifo:int_fifo|Mux0~4 at LCCOMB_X10_Y6_N14
C1L345 = (L2_COUNT[2] & (C1L342)) # (!L2_COUNT[2] & ((C1L344)));


--W1_UD_LATCH[0] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0] at FF_X14_Y9_N7
--register power-up is low

W1_UD_LATCH[0] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L66,  ,  , VCC);


--D1_BRIDGEIN is CPU_SM:u_CPU_SM|BRIDGEIN at FF_X14_Y7_N13
--register power-up is low

D1_BRIDGEIN = DFFEAS(R1_BRIDGEIN_d, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--D1_DIEL is CPU_SM:u_CPU_SM|DIEL at FF_X15_Y8_N7
--register power-up is low

D1_DIEL = DFFEAS(R1L24, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--G1_bDIEL is datapath:u_datapath|bDIEL at LCCOMB_X15_Y9_N24
G1_bDIEL = (D1_DIEL) # (F1_CPU2S_o);


--G1L1 is datapath:u_datapath|FIFO_ID[0]~0 at LCCOMB_X14_Y9_N6
G1L1 = (G1_bDIEL & (((A1L18)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[0]))));


--F1_S2F_o is SCSI_SM:u_SCSI_SM|S2F_o at FF_X15_Y10_N21
--register power-up is low

F1_S2F_o = DFFEAS(V1L27, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--G1L2 is datapath:u_datapath|FIFO_ID[0]~1 at LCCOMB_X14_Y5_N0
G1L2 = (F1_S2F_o & ((A1L135))) # (!F1_S2F_o & (G1L1));


--LLW is LLW at FF_X16_Y9_N13
--register power-up is low

LLW = DFFEAS( , !GLOBAL(A1L187),  ,  ,  , D1_PLLW,  ,  , VCC);


--M1L5 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~1 at LCCOMB_X15_Y12_N8
M1L5 = (F1_DACK_o & F1_RE_o);


--L1_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1] at FF_X14_Y8_N21
--register power-up is low

L1_COUNT[1] = DFFEAS(L1L5, GLOBAL(U1L20), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--L1_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2] at FF_X14_Y8_N15
--register power-up is low

L1_COUNT[2] = DFFEAS(L1L8, GLOBAL(U1L20), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--L1_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0] at FF_X14_Y8_N29
--register power-up is low

L1_COUNT[0] = DFFEAS(L1L3, GLOBAL(U1L20), GLOBAL(CB1L13),  ,  ,  ,  ,  ,  );


--C1L230 is fifo:int_fifo|BUFFER[6][0]~16 at LCCOMB_X12_Y5_N24
C1L230 = (L1_COUNT[2] & (L1_COUNT[1] & (!L1_COUNT[0] & M1_LLWS)));


--D1_INCNO is CPU_SM:u_CPU_SM|INCNO at FF_X14_Y8_N13
--register power-up is low

D1_INCNO = DFFEAS( , GLOBAL(U1L18), D1_CCRESET_,  ,  , R1L52,  ,  , VCC);


--F1_INCNO_o is SCSI_SM:u_SCSI_SM|INCNO_o at FF_X14_Y8_N7
--register power-up is low

F1_INCNO_o = DFFEAS(V1L25, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--L2L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~0 at LCCOMB_X14_Y6_N18
L2L5 = L2_COUNT[1] $ (((L2_COUNT[0] & ((F1_INCNO_o) # (D1_INCNO)))));


--C1L193 is fifo:int_fifo|BUFFER[5][0]~17 at LCCOMB_X12_Y5_N6
C1L193 = (L1_COUNT[2] & (!L1_COUNT[1] & (L1_COUNT[0] & M1_LLWS)));


--L2L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~1 at LCCOMB_X14_Y6_N28
L2L3 = L2_COUNT[0] $ (((F1_INCNO_o) # (D1_INCNO)));


--C1L156 is fifo:int_fifo|BUFFER[4][0]~18 at LCCOMB_X12_Y5_N8
C1L156 = (L1_COUNT[2] & (!L1_COUNT[1] & (!L1_COUNT[0] & M1_LLWS)));


--L1L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~0 at LCCOMB_X14_Y8_N12
L1L7 = (L1_COUNT[0] & L1_COUNT[1]);


--C1L77 is fifo:int_fifo|BUFFER[2][0]~19 at LCCOMB_X12_Y5_N30
C1L77 = (!L1_COUNT[2] & (L1_COUNT[1] & (!L1_COUNT[0] & M1_LLWS)));


--C1L40 is fifo:int_fifo|BUFFER[1][0]~20 at LCCOMB_X12_Y5_N20
C1L40 = (!L1_COUNT[2] & (!L1_COUNT[1] & (L1_COUNT[0] & M1_LLWS)));


--C1L3 is fifo:int_fifo|BUFFER[0][0]~21 at LCCOMB_X12_Y5_N14
C1L3 = (!L1_COUNT[2] & (!L1_COUNT[1] & (!L1_COUNT[0] & M1_LLWS)));


--L2L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2 at LCCOMB_X14_Y6_N12
L2L7 = (!L2_COUNT[1]) # (!L2_COUNT[0]);


--L2L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~3 at LCCOMB_X14_Y6_N30
L2L8 = L2_COUNT[2] $ (((!L2L7 & ((F1_INCNO_o) # (D1_INCNO)))));


--W1_UD_LATCH[1] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1] at FF_X14_Y9_N13
--register power-up is low

W1_UD_LATCH[1] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L69,  ,  , VCC);


--G1L3 is datapath:u_datapath|FIFO_ID[1]~2 at LCCOMB_X14_Y9_N12
G1L3 = (G1_bDIEL & (((A1L21)))) # (!G1_bDIEL & (D1_BRIDGEIN & (W1_UD_LATCH[1])));


--G1L4 is datapath:u_datapath|FIFO_ID[1]~3 at LCCOMB_X15_Y5_N0
G1L4 = (F1_S2F_o & ((A1L138))) # (!F1_S2F_o & (G1L3));


--W1_UD_LATCH[2] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2] at FF_X14_Y9_N15
--register power-up is low

W1_UD_LATCH[2] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L72,  ,  , VCC);


--G1L5 is datapath:u_datapath|FIFO_ID[2]~4 at LCCOMB_X14_Y9_N14
G1L5 = (G1_bDIEL & (((A1L24)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[2]))));


--G1L6 is datapath:u_datapath|FIFO_ID[2]~5 at LCCOMB_X15_Y5_N12
G1L6 = (F1_S2F_o & ((A1L141))) # (!F1_S2F_o & (G1L5));


--W1_UD_LATCH[3] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3] at FF_X15_Y9_N23
--register power-up is low

W1_UD_LATCH[3] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L75,  ,  , VCC);


--G1L7 is datapath:u_datapath|FIFO_ID[3]~6 at LCCOMB_X15_Y9_N22
G1L7 = (G1_bDIEL & (((A1L27)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[3]))));


--G1L8 is datapath:u_datapath|FIFO_ID[3]~7 at LCCOMB_X15_Y5_N4
G1L8 = (F1_S2F_o & (A1L144)) # (!F1_S2F_o & ((G1L7)));


--W1_UD_LATCH[4] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4] at FF_X14_Y9_N21
--register power-up is low

W1_UD_LATCH[4] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L78,  ,  , VCC);


--G1L9 is datapath:u_datapath|FIFO_ID[4]~8 at LCCOMB_X14_Y9_N20
G1L9 = (G1_bDIEL & (((A1L30)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[4]))));


--G1L10 is datapath:u_datapath|FIFO_ID[4]~9 at LCCOMB_X14_Y4_N16
G1L10 = (F1_S2F_o & ((A1L147))) # (!F1_S2F_o & (G1L9));


--W1_UD_LATCH[5] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5] at FF_X14_Y9_N31
--register power-up is low

W1_UD_LATCH[5] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L81,  ,  , VCC);


--G1L11 is datapath:u_datapath|FIFO_ID[5]~10 at LCCOMB_X14_Y9_N30
G1L11 = (G1_bDIEL & (((A1L33)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[5]))));


--G1L12 is datapath:u_datapath|FIFO_ID[5]~11 at LCCOMB_X14_Y4_N18
G1L12 = (F1_S2F_o & ((A1L150))) # (!F1_S2F_o & (G1L11));


--W1_UD_LATCH[6] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6] at FF_X14_Y9_N9
--register power-up is low

W1_UD_LATCH[6] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L84,  ,  , VCC);


--G1L13 is datapath:u_datapath|FIFO_ID[6]~12 at LCCOMB_X14_Y9_N8
G1L13 = (G1_bDIEL & (((A1L36)))) # (!G1_bDIEL & (D1_BRIDGEIN & (W1_UD_LATCH[6])));


--G1L14 is datapath:u_datapath|FIFO_ID[6]~13 at LCCOMB_X15_Y5_N20
G1L14 = (F1_S2F_o & ((A1L153))) # (!F1_S2F_o & (G1L13));


--W1_UD_LATCH[7] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7] at FF_X14_Y9_N11
--register power-up is low

W1_UD_LATCH[7] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L87,  ,  , VCC);


--G1L15 is datapath:u_datapath|FIFO_ID[7]~14 at LCCOMB_X14_Y9_N10
G1L15 = (G1_bDIEL & (A1L39)) # (!G1_bDIEL & (((W1_UD_LATCH[7] & D1_BRIDGEIN))));


--G1L16 is datapath:u_datapath|FIFO_ID[7]~15 at LCCOMB_X14_Y5_N30
G1L16 = (F1_S2F_o & (A1L156)) # (!F1_S2F_o & ((G1L15)));


--W1_UD_LATCH[8] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8] at FF_X14_Y9_N29
--register power-up is low

W1_UD_LATCH[8] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L90,  ,  , VCC);


--G1L17 is datapath:u_datapath|FIFO_ID[8]~16 at LCCOMB_X14_Y9_N28
G1L17 = (G1_bDIEL & (((A1L42)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[8]))));


--G1L18 is datapath:u_datapath|FIFO_ID[8]~17 at LCCOMB_X14_Y5_N14
G1L18 = (F1_S2F_o & ((A1L135))) # (!F1_S2F_o & (G1L17));


--M1_LMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS at LCCOMB_X16_Y9_N26
M1_LMWS = (LLW) # ((M1L5 & (!J1_BO0 & J1_BO1)));


--C1L239 is fifo:int_fifo|BUFFER[6][8]~22 at LCCOMB_X12_Y5_N0
C1L239 = (L1_COUNT[2] & (L1_COUNT[1] & (!L1_COUNT[0] & M1_LMWS)));


--C1L202 is fifo:int_fifo|BUFFER[5][8]~23 at LCCOMB_X12_Y5_N10
C1L202 = (L1_COUNT[2] & (!L1_COUNT[1] & (L1_COUNT[0] & M1_LMWS)));


--C1L165 is fifo:int_fifo|BUFFER[4][8]~24 at LCCOMB_X12_Y5_N16
C1L165 = (L1_COUNT[2] & (!L1_COUNT[1] & (!L1_COUNT[0] & M1_LMWS)));


--C1L49 is fifo:int_fifo|BUFFER[1][8]~25 at LCCOMB_X12_Y5_N22
C1L49 = (!L1_COUNT[2] & (!L1_COUNT[1] & (L1_COUNT[0] & M1_LMWS)));


--C1L89 is fifo:int_fifo|BUFFER[2][8]~26 at LCCOMB_X12_Y5_N28
C1L89 = (!L1_COUNT[2] & (L1_COUNT[1] & (!L1_COUNT[0] & M1_LMWS)));


--C1L12 is fifo:int_fifo|BUFFER[0][8]~27 at LCCOMB_X12_Y5_N18
C1L12 = (!L1_COUNT[2] & (!L1_COUNT[1] & (!L1_COUNT[0] & M1_LMWS)));


--W1_UD_LATCH[9] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9] at FF_X14_Y9_N27
--register power-up is low

W1_UD_LATCH[9] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L93,  ,  , VCC);


--G1L19 is datapath:u_datapath|FIFO_ID[9]~18 at LCCOMB_X14_Y9_N26
G1L19 = (G1_bDIEL & (A1L45)) # (!G1_bDIEL & (((W1_UD_LATCH[9] & D1_BRIDGEIN))));


--G1L20 is datapath:u_datapath|FIFO_ID[9]~19 at LCCOMB_X14_Y6_N2
G1L20 = (F1_S2F_o & ((A1L138))) # (!F1_S2F_o & (G1L19));


--W1_UD_LATCH[10] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10] at FF_X15_Y9_N5
--register power-up is low

W1_UD_LATCH[10] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L96,  ,  , VCC);


--G1L21 is datapath:u_datapath|FIFO_ID[10]~20 at LCCOMB_X15_Y9_N4
G1L21 = (G1_bDIEL & (((A1L48)))) # (!G1_bDIEL & (D1_BRIDGEIN & (W1_UD_LATCH[10])));


--G1L22 is datapath:u_datapath|FIFO_ID[10]~21 at LCCOMB_X15_Y5_N8
G1L22 = (F1_S2F_o & ((A1L141))) # (!F1_S2F_o & (G1L21));


--W1_UD_LATCH[11] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11] at FF_X15_Y9_N19
--register power-up is low

W1_UD_LATCH[11] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L99,  ,  , VCC);


--G1L23 is datapath:u_datapath|FIFO_ID[11]~22 at LCCOMB_X15_Y9_N18
G1L23 = (G1_bDIEL & (((A1L51)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[11]))));


--G1L24 is datapath:u_datapath|FIFO_ID[11]~23 at LCCOMB_X15_Y5_N16
G1L24 = (F1_S2F_o & (A1L144)) # (!F1_S2F_o & ((G1L23)));


--W1_UD_LATCH[12] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12] at FF_X14_Y9_N25
--register power-up is low

W1_UD_LATCH[12] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L102,  ,  , VCC);


--G1L25 is datapath:u_datapath|FIFO_ID[12]~24 at LCCOMB_X14_Y9_N24
G1L25 = (G1_bDIEL & (((A1L54)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[12]))));


--G1L26 is datapath:u_datapath|FIFO_ID[12]~25 at LCCOMB_X14_Y5_N16
G1L26 = (F1_S2F_o & (A1L147)) # (!F1_S2F_o & ((G1L25)));


--W1_UD_LATCH[13] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13] at FF_X14_Y9_N3
--register power-up is low

W1_UD_LATCH[13] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L105,  ,  , VCC);


--G1L27 is datapath:u_datapath|FIFO_ID[13]~26 at LCCOMB_X14_Y9_N2
G1L27 = (G1_bDIEL & (((A1L57)))) # (!G1_bDIEL & (D1_BRIDGEIN & (W1_UD_LATCH[13])));


--G1L28 is datapath:u_datapath|FIFO_ID[13]~27 at LCCOMB_X14_Y5_N20
G1L28 = (F1_S2F_o & ((A1L150))) # (!F1_S2F_o & (G1L27));


--W1_UD_LATCH[14] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14] at FF_X14_Y9_N17
--register power-up is low

W1_UD_LATCH[14] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L108,  ,  , VCC);


--G1L29 is datapath:u_datapath|FIFO_ID[14]~28 at LCCOMB_X14_Y9_N16
G1L29 = (G1_bDIEL & (((A1L60)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[14]))));


--G1L30 is datapath:u_datapath|FIFO_ID[14]~29 at LCCOMB_X15_Y5_N28
G1L30 = (F1_S2F_o & ((A1L153))) # (!F1_S2F_o & (G1L29));


--W1_UD_LATCH[15] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15] at FF_X14_Y9_N19
--register power-up is low

W1_UD_LATCH[15] = DFFEAS( , !GLOBAL(U1L18),  ,  , !DS_O_, A1L111,  ,  , VCC);


--G1L31 is datapath:u_datapath|FIFO_ID[15]~30 at LCCOMB_X14_Y9_N18
G1L31 = (G1_bDIEL & (((A1L63)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((W1_UD_LATCH[15]))));


--G1L32 is datapath:u_datapath|FIFO_ID[15]~31 at LCCOMB_X14_Y5_N28
G1L32 = (F1_S2F_o & ((A1L156))) # (!F1_S2F_o & (G1L31));


--D1_DIEH is CPU_SM:u_CPU_SM|DIEH at FF_X15_Y8_N1
--register power-up is low

D1_DIEH = DFFEAS(R1L21, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--G1L48 is datapath:u_datapath|FIFO_ID[31]~32 at LCCOMB_X15_Y9_N20
G1L48 = (!F1_S2F_o & ((D1_DIEH) # (F1_CPU2S_o)));


--G1L33 is datapath:u_datapath|FIFO_ID[16]~33 at LCCOMB_X11_Y5_N12
G1L33 = (F1_S2F_o & ((A1L135) # ((G1L48 & A1L66)))) # (!F1_S2F_o & (G1L48 & (A1L66)));


--LHW is LHW at FF_X16_Y9_N1
--register power-up is low

LHW = DFFEAS( , !GLOBAL(A1L187),  ,  ,  , D1_PLHW,  ,  , VCC);


--M1_UMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS at LCCOMB_X16_Y9_N22
M1_UMWS = (LHW) # ((M1L5 & (J1_BO0 & !J1_BO1)));


--C1L248 is fifo:int_fifo|BUFFER[6][16]~28 at LCCOMB_X10_Y5_N16
C1L248 = (!L1_COUNT[0] & (L1_COUNT[2] & (L1_COUNT[1] & M1_UMWS)));


--C1L211 is fifo:int_fifo|BUFFER[5][16]~29 at LCCOMB_X10_Y5_N2
C1L211 = (L1_COUNT[0] & (L1_COUNT[2] & (!L1_COUNT[1] & M1_UMWS)));


--C1L174 is fifo:int_fifo|BUFFER[4][16]~30 at LCCOMB_X10_Y5_N12
C1L174 = (!L1_COUNT[0] & (L1_COUNT[2] & (!L1_COUNT[1] & M1_UMWS)));


--C1L58 is fifo:int_fifo|BUFFER[1][16]~31 at LCCOMB_X10_Y5_N30
C1L58 = (L1_COUNT[0] & (!L1_COUNT[2] & (!L1_COUNT[1] & M1_UMWS)));


--C1L98 is fifo:int_fifo|BUFFER[2][16]~32 at LCCOMB_X10_Y5_N20
C1L98 = (!L1_COUNT[0] & (!L1_COUNT[2] & (L1_COUNT[1] & M1_UMWS)));


--C1L21 is fifo:int_fifo|BUFFER[0][16]~33 at LCCOMB_X10_Y5_N14
C1L21 = (!L1_COUNT[0] & (!L1_COUNT[2] & (!L1_COUNT[1] & M1_UMWS)));


--G1L34 is datapath:u_datapath|FIFO_ID[17]~34 at LCCOMB_X11_Y5_N10
G1L34 = (F1_S2F_o & ((A1L138) # ((G1L48 & A1L69)))) # (!F1_S2F_o & (G1L48 & ((A1L69))));


--G1L35 is datapath:u_datapath|FIFO_ID[18]~35 at LCCOMB_X11_Y5_N24
G1L35 = (F1_S2F_o & ((A1L141) # ((G1L48 & A1L72)))) # (!F1_S2F_o & (G1L48 & (A1L72)));


--G1L36 is datapath:u_datapath|FIFO_ID[19]~36 at LCCOMB_X11_Y5_N18
G1L36 = (F1_S2F_o & ((A1L144) # ((G1L48 & A1L75)))) # (!F1_S2F_o & (G1L48 & (A1L75)));


--G1L37 is datapath:u_datapath|FIFO_ID[20]~37 at LCCOMB_X11_Y5_N16
G1L37 = (F1_S2F_o & ((A1L147) # ((G1L48 & A1L78)))) # (!F1_S2F_o & (G1L48 & (A1L78)));


--G1L38 is datapath:u_datapath|FIFO_ID[21]~38 at LCCOMB_X11_Y5_N22
G1L38 = (F1_S2F_o & ((A1L150) # ((G1L48 & A1L81)))) # (!F1_S2F_o & (G1L48 & (A1L81)));


--G1L39 is datapath:u_datapath|FIFO_ID[22]~39 at LCCOMB_X11_Y5_N28
G1L39 = (F1_S2F_o & ((A1L153) # ((G1L48 & A1L84)))) # (!F1_S2F_o & (G1L48 & (A1L84)));


--G1L40 is datapath:u_datapath|FIFO_ID[23]~40 at LCCOMB_X11_Y5_N2
G1L40 = (A1L87 & ((G1L48) # ((A1L156 & F1_S2F_o)))) # (!A1L87 & (((A1L156 & F1_S2F_o))));


--G1L41 is datapath:u_datapath|FIFO_ID[24]~41 at LCCOMB_X11_Y5_N4
G1L41 = (F1_S2F_o & ((A1L135) # ((G1L48 & A1L90)))) # (!F1_S2F_o & (G1L48 & (A1L90)));


--M1_UUWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS at LCCOMB_X16_Y9_N0
M1_UUWS = (LHW) # ((!J1_BO0 & (!J1_BO1 & M1L5)));


--C1L257 is fifo:int_fifo|BUFFER[6][24]~34 at LCCOMB_X10_Y5_N8
C1L257 = (L1_COUNT[1] & (L1_COUNT[2] & (!L1_COUNT[0] & M1_UUWS)));


--C1L220 is fifo:int_fifo|BUFFER[5][24]~35 at LCCOMB_X10_Y5_N10
C1L220 = (!L1_COUNT[1] & (L1_COUNT[2] & (L1_COUNT[0] & M1_UUWS)));


--C1L183 is fifo:int_fifo|BUFFER[4][24]~36 at LCCOMB_X10_Y5_N28
C1L183 = (!L1_COUNT[1] & (L1_COUNT[2] & (!L1_COUNT[0] & M1_UUWS)));


--C1L67 is fifo:int_fifo|BUFFER[1][24]~37 at LCCOMB_X10_Y5_N18
C1L67 = (!L1_COUNT[1] & (!L1_COUNT[2] & (L1_COUNT[0] & M1_UUWS)));


--C1L107 is fifo:int_fifo|BUFFER[2][24]~38 at LCCOMB_X10_Y5_N0
C1L107 = (L1_COUNT[1] & (!L1_COUNT[2] & (!L1_COUNT[0] & M1_UUWS)));


--C1L30 is fifo:int_fifo|BUFFER[0][24]~39 at LCCOMB_X10_Y5_N6
C1L30 = (!L1_COUNT[1] & (!L1_COUNT[2] & (!L1_COUNT[0] & M1_UUWS)));


--G1L42 is datapath:u_datapath|FIFO_ID[25]~42 at LCCOMB_X11_Y5_N30
G1L42 = (A1L93 & ((G1L48) # ((A1L138 & F1_S2F_o)))) # (!A1L93 & (((A1L138 & F1_S2F_o))));


--G1L43 is datapath:u_datapath|FIFO_ID[26]~43 at LCCOMB_X11_Y5_N0
G1L43 = (A1L141 & ((F1_S2F_o) # ((G1L48 & A1L96)))) # (!A1L141 & (G1L48 & (A1L96)));


--G1L44 is datapath:u_datapath|FIFO_ID[27]~44 at LCCOMB_X11_Y5_N6
G1L44 = (F1_S2F_o & ((A1L144) # ((G1L48 & A1L99)))) # (!F1_S2F_o & (G1L48 & (A1L99)));


--G1L45 is datapath:u_datapath|FIFO_ID[28]~45 at LCCOMB_X11_Y5_N20
G1L45 = (F1_S2F_o & ((A1L147) # ((G1L48 & A1L102)))) # (!F1_S2F_o & (G1L48 & (A1L102)));


--G1L46 is datapath:u_datapath|FIFO_ID[29]~46 at LCCOMB_X11_Y5_N14
G1L46 = (F1_S2F_o & ((A1L150) # ((G1L48 & A1L105)))) # (!F1_S2F_o & (G1L48 & (A1L105)));


--G1L47 is datapath:u_datapath|FIFO_ID[30]~47 at LCCOMB_X11_Y5_N8
G1L47 = (F1_S2F_o & ((A1L153) # ((G1L48 & A1L108)))) # (!F1_S2F_o & (G1L48 & (A1L108)));


--G1L49 is datapath:u_datapath|FIFO_ID[31]~48 at LCCOMB_X11_Y5_N26
G1L49 = (A1L111 & ((G1L48) # ((A1L156 & F1_S2F_o)))) # (!A1L111 & (((A1L156 & F1_S2F_o))));


--R1_BRIDGEIN_d is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEIN_d at LCCOMB_X14_Y7_N12
R1_BRIDGEIN_d = (((Q1L9) # (Q1L6)) # (!R1L10)) # (!R1L9);


--R1L126 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~0 at LCCOMB_X15_Y8_N26
R1L126 = (!P1_STATE[1] & (P1_STATE[4] & ((P1_STATE[3]) # (P1_STATE[2]))));


--R1L16 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~0 at LCCOMB_X15_Y8_N28
R1L16 = (R1L126 & P1_STATE[0]);


--R1L17 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~1 at LCCOMB_X15_Y8_N30
R1L17 = (!R1L16 & (((!Q1L8 & !Q1L4)) # (!D1L32)));


--R1L19 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~7 at LCCOMB_X15_Y8_N16
R1L19 = (!R1L1 & ((R1L17) # (!A1L235)));


--R1L24 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~2 at LCCOMB_X15_Y8_N6
R1L24 = ((R1L25) # (!R1L99)) # (!R1L19);


--V1L27 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector12~0 at LCCOMB_X15_Y10_N20
V1L27 = (V1_state_reg.S2F_4) # (!V1L16);


--D1_PLLW is CPU_SM:u_CPU_SM|PLLW at FF_X15_Y8_N23
--register power-up is low

D1_PLLW = DFFEAS(R1L128, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--D1_INCNI is CPU_SM:u_CPU_SM|INCNI at FF_X14_Y8_N11
--register power-up is low

D1_INCNI = DFFEAS(D1L21, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_INCNI_o is SCSI_SM:u_SCSI_SM|INCNI_o at FF_X14_Y8_N17
--register power-up is low

F1_INCNI_o = DFFEAS(V1L26, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--L1L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1 at LCCOMB_X14_Y8_N20
L1L5 = L1_COUNT[1] $ (((L1_COUNT[0] & ((D1_INCNI) # (F1_INCNI_o)))));


--L1L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2 at LCCOMB_X14_Y8_N14
L1L8 = L1_COUNT[2] $ (((L1L7 & ((F1_INCNI_o) # (D1_INCNI)))));


--L1L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~3 at LCCOMB_X14_Y8_N28
L1L3 = L1_COUNT[0] $ (((F1_INCNI_o) # (D1_INCNI)));


--V1L25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector10~0 at LCCOMB_X14_Y8_N6
V1L25 = (K1_FIFOFULL & ((V1_state_reg.S2F_1) # ((M1L4 & V1_state_reg.F2S_4)))) # (!K1_FIFOFULL & (M1L4 & ((V1_state_reg.F2S_4))));


--R1L20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~8 at LCCOMB_X16_Y8_N10
R1L20 = (Q1L6) # ((A1L115 & (Q1L8 & DSK1_IN_)));


--R1L21 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~9 at LCCOMB_X15_Y8_N0
R1L21 = ((R1L22) # ((DSK1_IN_ & Q1L4))) # (!R1L23);


--D1_PLHW is CPU_SM:u_CPU_SM|PLHW at FF_X15_Y7_N29
--register power-up is low

D1_PLHW = DFFEAS(R1L125, GLOBAL(U1L18), D1_CCRESET_,  ,  ,  ,  ,  ,  );


--R1L127 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~10 at LCCOMB_X15_Y8_N24
R1L127 = ((!A1L115 & (DSK1_IN_ & Q1L8))) # (!R1L17);


--R1L128 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~11 at LCCOMB_X15_Y8_N22
R1L128 = (R1L129) # (((A1L235 & R1L127)) # (!R1L23));


--V1L26 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~0 at LCCOMB_X14_Y8_N16
V1L26 = (K1_FIFOFULL & ((V1_state_reg.S2F_1) # ((M1L4 & V1_state_reg.S2F_4)))) # (!K1_FIFOFULL & (M1L4 & ((V1_state_reg.S2F_4))));


--R1L124 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~1 at LCCOMB_X15_Y7_N14
R1L124 = (A1L235 & ((R1L116) # ((D1L32 & Q1L4))));


--R1L125 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~2 at LCCOMB_X15_Y7_N28
R1L125 = (Q1L12) # ((R1L124) # ((!K1_FIFOFULL & R1L34)));


--R1L5 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~5 at LCCOMB_X17_Y9_N2
R1L5 = (R1L130 & ((!D1_BGRANT_) # (!D1_nCYCLEDONE)));


--R1L141 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~11 at LCCOMB_X14_Y8_N0
R1L141 = (((P1_STATE[3]) # (P1_STATE[4])) # (!P1_STATE[1])) # (!P1_STATE[0]);


--V1L20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~4 at LCCOMB_X15_Y12_N2
V1L20 = (((V1_state_reg.CPUREQ & A1L183)) # (!V1L16)) # (!V1L19);


--R1L77 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~68 at LCCOMB_X16_Y8_N4
R1L77 = (R1L30) # ((!R1L141 & (!D1_DSACK_LATCHED_[1] & !D1_DSACK_LATCHED_[0])));


--R1L9 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEIN_d~4 at LCCOMB_X14_Y7_N30
R1L9 = ((!Q1L16 & ((P1_STATE[0]) # (!Q1L14)))) # (!P1_STATE[1]);


--R1L37 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~15 at LCCOMB_X17_Y7_N30
R1L37 = (!P1_STATE[0] & (Q1L14 & (!P1_STATE[2] & !P1_STATE[1])));


--R1L89 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~69 at LCCOMB_X16_Y7_N26
R1L89 = (P1_STATE[3]) # ((P1_STATE[2]) # ((P1_STATE[4]) # (!P1_STATE[0])));


--X1L37 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~86 at LCCOMB_X14_Y14_N28
X1L37 = (D1_F2CPUL) # ((F1_S2CPU_o) # ((!X1L5 & !BB1L10)));


--R1L53 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|FF~5 at LCCOMB_X15_Y8_N10
R1L53 = (P1_STATE[0] & (R1L27 & ((P1_STATE[1]) # (A1L115))));


--R1L57 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~5 at LCCOMB_X17_Y7_N28
R1L57 = (Q1L8) # ((Q1L16 & (!P1_STATE[0] & !P1_STATE[1])));


--R1L10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEIN_d~5 at LCCOMB_X14_Y7_N16
R1L10 = (P1_STATE[0]) # ((!Q1L19 & ((!P1_STATE[1]) # (!Q1L16))));


--R1L42 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~7 at LCCOMB_X16_Y8_N2
R1L42 = (D1_DSACK_LATCHED_[0] & (((DSK1_IN_)))) # (!D1_DSACK_LATCHED_[0] & ((D1_DSACK_LATCHED_[1] & ((DSK1_IN_))) # (!D1_DSACK_LATCHED_[1] & (A1L235))));


--BB1_CLR_INT is registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT at LCCOMB_X16_Y14_N8
BB1_CLR_INT = (A1L5 & (A1L7 & (BB1L13 & !A1L3)));


--M1_LLWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS at LCCOMB_X16_Y9_N12
M1_LLWS = (LLW) # ((J1_BO0 & (J1_BO1 & M1L5)));


--C1L267 is fifo:int_fifo|BUFFER[7][0]~40 at LCCOMB_X12_Y5_N12
C1L267 = (L1_COUNT[2] & (L1_COUNT[1] & (L1_COUNT[0] & M1_LLWS)));


--C1L117 is fifo:int_fifo|BUFFER[3][0]~41 at LCCOMB_X12_Y5_N2
C1L117 = (!L1_COUNT[2] & (L1_COUNT[1] & (L1_COUNT[0] & M1_LLWS)));


--C1L276 is fifo:int_fifo|BUFFER[7][8]~42 at LCCOMB_X12_Y5_N4
C1L276 = (L1_COUNT[2] & (L1_COUNT[1] & (L1_COUNT[0] & M1_LMWS)));


--C1L128 is fifo:int_fifo|BUFFER[3][8]~43 at LCCOMB_X12_Y5_N26
C1L128 = (!L1_COUNT[2] & (L1_COUNT[1] & (L1_COUNT[0] & M1_LMWS)));


--C1L285 is fifo:int_fifo|BUFFER[7][16]~44 at LCCOMB_X10_Y5_N4
C1L285 = (L1_COUNT[0] & (L1_COUNT[2] & (L1_COUNT[1] & M1_UMWS)));


--C1L137 is fifo:int_fifo|BUFFER[3][16]~45 at LCCOMB_X10_Y5_N26
C1L137 = (L1_COUNT[0] & (!L1_COUNT[2] & (L1_COUNT[1] & M1_UMWS)));


--C1L294 is fifo:int_fifo|BUFFER[7][24]~46 at LCCOMB_X10_Y5_N24
C1L294 = (L1_COUNT[1] & (L1_COUNT[2] & (L1_COUNT[0] & M1_UUWS)));


--C1L146 is fifo:int_fifo|BUFFER[3][24]~47 at LCCOMB_X10_Y5_N22
C1L146 = (L1_COUNT[1] & (!L1_COUNT[2] & (L1_COUNT[0] & M1_UUWS)));


--R1L25 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~3 at LCCOMB_X16_Y8_N28
R1L25 = (R1L57 & (R1L112 & ((!A1L212) # (!A1L192))));


--R1L22 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~10 at LCCOMB_X16_Y8_N18
R1L22 = ((R1L20 & ((D1_DSACK_LATCHED_[1]) # (D1_DSACK_LATCHED_[0])))) # (!R1L19);


--R1L23 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~11 at LCCOMB_X14_Y7_N22
R1L23 = (R1L18 & (((P1_STATE[0]) # (!Q1L14)) # (!P1_STATE[1])));


--R1L65 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~70 at LCCOMB_X14_Y8_N30
R1L65 = (R1L61 & (((!A1L212 & !A1L215)) # (!A1L192)));


--R1L129 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~12 at LCCOMB_X17_Y8_N22
R1L129 = (P1_STATE[3] & (P1_STATE[1] & (P1_STATE[2] & P1_STATE[4])));


--D1L3 is CPU_SM:u_CPU_SM|BGRANT_~0 at LCCOMB_X17_Y9_N18
D1L3 = !A1L197;


--A1L13 is AS_O_~0 at LCCOMB_X17_Y3_N14
A1L13 = !D1_PAS;


--A1L118 is DS_O_~0 at LCCOMB_X16_Y6_N24
A1L118 = !D1_PDS;


--DB1L15 is registers:u_registers|registers_istr:u_registers_istr|INT_P~0 at LCCOMB_X16_Y13_N0
DB1L15 = !DB1L13;


--K1L26 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]~8 at LCCOMB_X17_Y12_N28
K1L26 = !D1_DECFIFO;


--DB1L3 is registers:u_registers|registers_istr:u_registers_istr|FE~1 at LCCOMB_X16_Y14_N24
DB1L3 = ((GLOBAL(BB1L4) & (DB1L4)) # (!GLOBAL(BB1L4) & ((DB1L3)))) # (!GLOBAL(A1L230));


--DB1L8 is registers:u_registers|registers_istr:u_registers_istr|FF~1 at LCCOMB_X16_Y14_N12
DB1L8 = (GLOBAL(A1L230) & ((GLOBAL(BB1L4) & ((DB1L9))) # (!GLOBAL(BB1L4) & (DB1L8))));


--_INT is _INT at PIN_L13
_INT = OUTPUT();


--A1L233 is _SIZ1~output at IOOBUF_X11_Y0_N9
A1L233 = OUTPUT_BUFFER.O(.I(A1L232), , , , , , , , , , , , , , , , , );


--_SIZ1 is _SIZ1 at PIN_M13
_SIZ1 = OUTPUT();


--_BR is _BR at PIN_A10
_BR = OUTPUT();


--A1L207 is _DMAEN~output at IOOBUF_X18_Y15_N2
A1L207 = OUTPUT_BUFFER.O(.I(!D1_BGACK), , , , , , , , , , , , , , , , , );


--_DMAEN is _DMAEN at PIN_A9
_DMAEN = OUTPUT();


--A1L205 is _DACK~output at IOOBUF_X10_Y16_N16
A1L205 = OUTPUT_BUFFER.O(.I(!F1_DACK_o), , , , , , , , , , , , , , , , , );


--_DACK is _DACK at PIN_D1
_DACK = OUTPUT();


--A1L202 is _CSS~output at IOOBUF_X10_Y16_N2
A1L202 = OUTPUT_BUFFER.O(.I(!F1_SCSI_CS_o), , , , , , , , , , , , , , , , , );


--_CSS is _CSS at PIN_C1
_CSS = OUTPUT();


--A1L224 is _IOR~output at IOOBUF_X1_Y7_N16
A1L224 = OUTPUT_BUFFER.O(.I(!A1L223), , , , , , , , , , , , , , , , , );


--_IOR is _IOR at PIN_B2
_IOR = OUTPUT();


--A1L227 is _IOW~output at IOOBUF_X10_Y16_N23
A1L227 = OUTPUT_BUFFER.O(.I(!A1L226), , , , , , , , , , , , , , , , , );


--_IOW is _IOW at PIN_C2
_IOW = OUTPUT();


--R_W_IO is R_W_IO at PIN_J13
R_W_IO = BIDIR();


--A1L183 is R_W_IO~input at IOIBUF_X18_Y3_N8
A1L183 = INPUT_BUFFER(.I(R_W_IO), , );


--_AS_IO is _AS_IO at PIN_H13
_AS_IO = BIDIR();


--A1L189 is _AS_IO~input at IOIBUF_X18_Y3_N1
A1L189 = INPUT_BUFFER(.I(_AS_IO), , );


--_DS_IO is _DS_IO at PIN_K13
_DS_IO = BIDIR();



--_DSACK_IO[0] is _DSACK_IO[0] at PIN_K10
_DSACK_IO[0] = BIDIR();


--A1L212 is _DSACK_IO[0]~input at IOIBUF_X18_Y1_N22
A1L212 = INPUT_BUFFER(.I(_DSACK_IO[0]), , );


--_DSACK_IO[1] is _DSACK_IO[1] at PIN_K12
_DSACK_IO[1] = BIDIR();


--A1L215 is _DSACK_IO[1]~input at IOIBUF_X18_Y2_N22
A1L215 = INPUT_BUFFER(.I(_DSACK_IO[1]), , );


--DATA_IO[0] is DATA_IO[0] at PIN_A5
DATA_IO[0] = BIDIR();


--A1L18 is DATA_IO[0]~input at IOIBUF_X3_Y7_N29
A1L18 = INPUT_BUFFER(.I(DATA_IO[0]), , );


--DATA_IO[1] is DATA_IO[1] at PIN_M3
DATA_IO[1] = BIDIR();


--A1L21 is DATA_IO[1]~input at IOIBUF_X0_Y2_N15
A1L21 = INPUT_BUFFER(.I(DATA_IO[1]), , );


--DATA_IO[2] is DATA_IO[2] at PIN_N4
DATA_IO[2] = BIDIR();


--A1L24 is DATA_IO[2]~input at IOIBUF_X1_Y0_N1
A1L24 = INPUT_BUFFER(.I(DATA_IO[2]), , );


--DATA_IO[3] is DATA_IO[3] at PIN_N5
DATA_IO[3] = BIDIR();


--A1L27 is DATA_IO[3]~input at IOIBUF_X3_Y0_N29
A1L27 = INPUT_BUFFER(.I(DATA_IO[3]), , );


--DATA_IO[4] is DATA_IO[4] at PIN_N6
DATA_IO[4] = BIDIR();


--A1L30 is DATA_IO[4]~input at IOIBUF_X6_Y0_N29
A1L30 = INPUT_BUFFER(.I(DATA_IO[4]), , );


--DATA_IO[5] is DATA_IO[5] at PIN_N7
DATA_IO[5] = BIDIR();


--A1L33 is DATA_IO[5]~input at IOIBUF_X3_Y0_N8
A1L33 = INPUT_BUFFER(.I(DATA_IO[5]), , );


--DATA_IO[6] is DATA_IO[6] at PIN_N9
DATA_IO[6] = BIDIR();


--A1L36 is DATA_IO[6]~input at IOIBUF_X11_Y0_N15
A1L36 = INPUT_BUFFER(.I(DATA_IO[6]), , );


--DATA_IO[7] is DATA_IO[7] at PIN_L12
DATA_IO[7] = BIDIR();


--A1L39 is DATA_IO[7]~input at IOIBUF_X18_Y1_N1
A1L39 = INPUT_BUFFER(.I(DATA_IO[7]), , );


--DATA_IO[8] is DATA_IO[8] at PIN_M12
DATA_IO[8] = BIDIR();


--A1L42 is DATA_IO[8]~input at IOIBUF_X11_Y0_N1
A1L42 = INPUT_BUFFER(.I(DATA_IO[8]), , );


--DATA_IO[9] is DATA_IO[9] at PIN_N12
DATA_IO[9] = BIDIR();


--A1L45 is DATA_IO[9]~input at IOIBUF_X9_Y0_N15
A1L45 = INPUT_BUFFER(.I(DATA_IO[9]), , );


--DATA_IO[10] is DATA_IO[10] at PIN_N11
DATA_IO[10] = BIDIR();


--A1L48 is DATA_IO[10]~input at IOIBUF_X9_Y0_N22
A1L48 = INPUT_BUFFER(.I(DATA_IO[10]), , );


--DATA_IO[11] is DATA_IO[11] at PIN_M11
DATA_IO[11] = BIDIR();


--A1L51 is DATA_IO[11]~input at IOIBUF_X14_Y0_N15
A1L51 = INPUT_BUFFER(.I(DATA_IO[11]), , );


--DATA_IO[12] is DATA_IO[12] at PIN_N10
DATA_IO[12] = BIDIR();


--A1L54 is DATA_IO[12]~input at IOIBUF_X11_Y0_N22
A1L54 = INPUT_BUFFER(.I(DATA_IO[12]), , );


--DATA_IO[13] is DATA_IO[13] at PIN_M10
DATA_IO[13] = BIDIR();


--A1L57 is DATA_IO[13]~input at IOIBUF_X16_Y0_N8
A1L57 = INPUT_BUFFER(.I(DATA_IO[13]), , );


--DATA_IO[14] is DATA_IO[14] at PIN_N8
DATA_IO[14] = BIDIR();


--A1L60 is DATA_IO[14]~input at IOIBUF_X3_Y0_N1
A1L60 = INPUT_BUFFER(.I(DATA_IO[14]), , );


--DATA_IO[15] is DATA_IO[15] at PIN_M2
DATA_IO[15] = BIDIR();


--A1L63 is DATA_IO[15]~input at IOIBUF_X0_Y4_N8
A1L63 = INPUT_BUFFER(.I(DATA_IO[15]), , );


--DATA_IO[16] is DATA_IO[16] at PIN_M1
DATA_IO[16] = BIDIR();


--A1L66 is DATA_IO[16]~input at IOIBUF_X0_Y4_N1
A1L66 = INPUT_BUFFER(.I(DATA_IO[16]), , );


--DATA_IO[17] is DATA_IO[17] at PIN_L1
DATA_IO[17] = BIDIR();


--A1L69 is DATA_IO[17]~input at IOIBUF_X0_Y3_N1
A1L69 = INPUT_BUFFER(.I(DATA_IO[17]), , );


--DATA_IO[18] is DATA_IO[18] at PIN_K2
DATA_IO[18] = BIDIR();


--A1L72 is DATA_IO[18]~input at IOIBUF_X0_Y2_N8
A1L72 = INPUT_BUFFER(.I(DATA_IO[18]), , );


--DATA_IO[19] is DATA_IO[19] at PIN_J1
DATA_IO[19] = BIDIR();


--A1L75 is DATA_IO[19]~input at IOIBUF_X0_Y5_N1
A1L75 = INPUT_BUFFER(.I(DATA_IO[19]), , );


--DATA_IO[20] is DATA_IO[20] at PIN_K1
DATA_IO[20] = BIDIR();


--A1L78 is DATA_IO[20]~input at IOIBUF_X0_Y2_N1
A1L78 = INPUT_BUFFER(.I(DATA_IO[20]), , );


--DATA_IO[21] is DATA_IO[21] at PIN_J2
DATA_IO[21] = BIDIR();


--A1L81 is DATA_IO[21]~input at IOIBUF_X0_Y5_N8
A1L81 = INPUT_BUFFER(.I(DATA_IO[21]), , );


--DATA_IO[22] is DATA_IO[22] at PIN_H2
DATA_IO[22] = BIDIR();


--A1L84 is DATA_IO[22]~input at IOIBUF_X10_Y10_N15
A1L84 = INPUT_BUFFER(.I(DATA_IO[22]), , );


--DATA_IO[23] is DATA_IO[23] at PIN_L2
DATA_IO[23] = BIDIR();


--A1L87 is DATA_IO[23]~input at IOIBUF_X0_Y3_N8
A1L87 = INPUT_BUFFER(.I(DATA_IO[23]), , );


--DATA_IO[24] is DATA_IO[24] at PIN_L4
DATA_IO[24] = BIDIR();


--A1L90 is DATA_IO[24]~input at IOIBUF_X1_Y0_N8
A1L90 = INPUT_BUFFER(.I(DATA_IO[24]), , );


--DATA_IO[25] is DATA_IO[25] at PIN_L5
DATA_IO[25] = BIDIR();


--A1L93 is DATA_IO[25]~input at IOIBUF_X1_Y0_N15
A1L93 = INPUT_BUFFER(.I(DATA_IO[25]), , );


--DATA_IO[26] is DATA_IO[26] at PIN_M4
DATA_IO[26] = BIDIR();


--A1L96 is DATA_IO[26]~input at IOIBUF_X1_Y0_N29
A1L96 = INPUT_BUFFER(.I(DATA_IO[26]), , );


--DATA_IO[27] is DATA_IO[27] at PIN_M5
DATA_IO[27] = BIDIR();


--A1L99 is DATA_IO[27]~input at IOIBUF_X1_Y0_N22
A1L99 = INPUT_BUFFER(.I(DATA_IO[27]), , );


--DATA_IO[28] is DATA_IO[28] at PIN_M7
DATA_IO[28] = BIDIR();


--A1L102 is DATA_IO[28]~input at IOIBUF_X6_Y0_N22
A1L102 = INPUT_BUFFER(.I(DATA_IO[28]), , );


--DATA_IO[29] is DATA_IO[29] at PIN_K8
DATA_IO[29] = BIDIR();


--A1L105 is DATA_IO[29]~input at IOIBUF_X16_Y0_N29
A1L105 = INPUT_BUFFER(.I(DATA_IO[29]), , );


--DATA_IO[30] is DATA_IO[30] at PIN_M8
DATA_IO[30] = BIDIR();


--A1L108 is DATA_IO[30]~input at IOIBUF_X6_Y0_N15
A1L108 = INPUT_BUFFER(.I(DATA_IO[30]), , );


--DATA_IO[31] is DATA_IO[31] at PIN_M9
DATA_IO[31] = BIDIR();


--A1L111 is DATA_IO[31]~input at IOIBUF_X6_Y0_N8
A1L111 = INPUT_BUFFER(.I(DATA_IO[31]), , );


--_BGACK_IO is _BGACK_IO at PIN_A6
_BGACK_IO = BIDIR();


--A1L195 is _BGACK_IO~input at IOIBUF_X11_Y17_N8
A1L195 = INPUT_BUFFER(.I(_BGACK_IO), , );


--PD_PORT[0] is PD_PORT[0] at PIN_C12
PD_PORT[0] = BIDIR();


--A1L135 is PD_PORT[0]~input at IOIBUF_X18_Y12_N22
A1L135 = INPUT_BUFFER(.I(PD_PORT[0]), , );


--PD_PORT[1] is PD_PORT[1] at PIN_C13
PD_PORT[1] = BIDIR();


--A1L138 is PD_PORT[1]~input at IOIBUF_X18_Y10_N1
A1L138 = INPUT_BUFFER(.I(PD_PORT[1]), , );


--PD_PORT[2] is PD_PORT[2] at PIN_B13
PD_PORT[2] = BIDIR();


--A1L141 is PD_PORT[2]~input at IOIBUF_X18_Y12_N8
A1L141 = INPUT_BUFFER(.I(PD_PORT[2]), , );


--PD_PORT[3] is PD_PORT[3] at PIN_D12
PD_PORT[3] = BIDIR();


--A1L144 is PD_PORT[3]~input at IOIBUF_X18_Y14_N22
A1L144 = INPUT_BUFFER(.I(PD_PORT[3]), , );


--PD_PORT[4] is PD_PORT[4] at PIN_C11
PD_PORT[4] = BIDIR();


--A1L147 is PD_PORT[4]~input at IOIBUF_X18_Y12_N15
A1L147 = INPUT_BUFFER(.I(PD_PORT[4]), , );


--PD_PORT[5] is PD_PORT[5] at PIN_F10
PD_PORT[5] = BIDIR();


--A1L150 is PD_PORT[5]~input at IOIBUF_X18_Y10_N15
A1L150 = INPUT_BUFFER(.I(PD_PORT[5]), , );


--PD_PORT[6] is PD_PORT[6] at PIN_C10
PD_PORT[6] = BIDIR();


--A1L153 is PD_PORT[6]~input at IOIBUF_X18_Y15_N22
A1L153 = INPUT_BUFFER(.I(PD_PORT[6]), , );


--PD_PORT[7] is PD_PORT[7] at PIN_B9
PD_PORT[7] = BIDIR();


--A1L156 is PD_PORT[7]~input at IOIBUF_X16_Y17_N8
A1L156 = INPUT_BUFFER(.I(PD_PORT[7]), , );


--PD_PORT[8] is PD_PORT[8] at PIN_C9
PD_PORT[8] = BIDIR();



--PD_PORT[9] is PD_PORT[9] at PIN_F9
PD_PORT[9] = BIDIR();



--PD_PORT[10] is PD_PORT[10] at PIN_B6
PD_PORT[10] = BIDIR();



--PD_PORT[11] is PD_PORT[11] at PIN_D6
PD_PORT[11] = BIDIR();



--PD_PORT[12] is PD_PORT[12] at PIN_B5
PD_PORT[12] = BIDIR();



--PD_PORT[13] is PD_PORT[13] at PIN_F4
PD_PORT[13] = BIDIR();



--PD_PORT[14] is PD_PORT[14] at PIN_B4
PD_PORT[14] = BIDIR();



--PD_PORT[15] is PD_PORT[15] at PIN_E3
PD_PORT[15] = BIDIR();



--A1L128 is INTA~input at IOIBUF_X11_Y17_N1
A1L128 = INPUT_BUFFER(.I(INTA), , );


--INTA is INTA at PIN_A7
INTA = INPUT();


--A1L192 is _BERR~input at IOIBUF_X18_Y9_N22
A1L192 = INPUT_BUFFER(.I(_BERR), , );


--_BERR is _BERR at PIN_F12
_BERR = INPUT();


--A1L235 is _STERM~input at IOIBUF_X16_Y0_N1
A1L235 = INPUT_BUFFER(.I(_STERM), , );


--_STERM is _STERM at PIN_L10
_STERM = INPUT();


--A1L11 is ADDR[6]~input at IOIBUF_X16_Y17_N1
A1L11 = INPUT_BUFFER(.I(ADDR[6]), , );


--ADDR[6] is ADDR[6] at PIN_B10
ADDR[6] = INPUT();


--A1L9 is ADDR[5]~input at IOIBUF_X18_Y11_N1
A1L9 = INPUT_BUFFER(.I(ADDR[5]), , );


--ADDR[5] is ADDR[5] at PIN_B11
ADDR[5] = INPUT();


--A1L203 is _CS~input at IOIBUF_X18_Y10_N8
A1L203 = INPUT_BUFFER(.I(_CS), , );


--_CS is _CS at PIN_D13
_CS = INPUT();


--A1L5 is ADDR[3]~input at IOIBUF_X18_Y11_N8
A1L5 = INPUT_BUFFER(.I(ADDR[3]), , );


--ADDR[3] is ADDR[3] at PIN_B12
ADDR[3] = INPUT();


--A1L7 is ADDR[4]~input at IOIBUF_X18_Y12_N1
A1L7 = INPUT_BUFFER(.I(ADDR[4]), , );


--ADDR[4] is ADDR[4] at PIN_A12
ADDR[4] = INPUT();


--A1L3 is ADDR[2]~input at IOIBUF_X16_Y17_N22
A1L3 = INPUT_BUFFER(.I(ADDR[2]), , );


--ADDR[2] is ADDR[2] at PIN_A11
ADDR[2] = INPUT();


--A1L229 is _RST~input at IOIBUF_X18_Y4_N8
A1L229 = INPUT_BUFFER(.I(_RST), , );


--_RST is _RST at PIN_G13
_RST = INPUT();


--A1L197 is _BG~input at IOIBUF_X14_Y17_N15
A1L197 = INPUT_BUFFER(.I(_BG), , );


--_BG is _BG at PIN_B7
_BG = INPUT();


--A1L186 is SCLK~input at IOIBUF_X18_Y8_N22
A1L186 = INPUT_BUFFER(.I(SCLK), , );


--SCLK is SCLK at PIN_F13
SCLK = INPUT();


--A1L209 is _DREQ~input at IOIBUF_X10_Y15_N1
A1L209 = INPUT_BUFFER(.I(_DREQ), , );


--_DREQ is _DREQ at PIN_F1
_DREQ = INPUT();


--A1L268 is ~QUARTUS_CREATED_GND~I at LCCOMB_X11_Y9_N18
A1L268 = GND;




--A1L14 is D8 at PIN_D8
A1L14 = INPUT();



--A1L119 is G4 at PIN_G4
A1L119 = INPUT();



--A1L121 is G5 at PIN_G5
A1L121 = INPUT();



--A1L123 is H3 at PIN_H3
A1L123 = INPUT();



--A1L125 is H6 at PIN_H6
A1L125 = INPUT();



--A1L129 is JP at PIN_B1
A1L129 = INPUT();
















--U1L20 is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl at CLKCTRL_G2
U1L20 = fiftyfivenm_clkctrl(.INCLK[0] = U1_wire_pll1_clk[2]) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--BB1L4 is registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT~clkctrl at CLKCTRL_G7
BB1L4 = fiftyfivenm_clkctrl(.INCLK[0] = BB1_CLR_INT) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--U1L18 is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl at CLKCTRL_G4
U1L18 = fiftyfivenm_clkctrl(.INCLK[0] = U1_wire_pll1_clk[1]) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--U1L16 is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl at CLKCTRL_G3
U1L16 = fiftyfivenm_clkctrl(.INCLK[0] = U1_wire_pll1_clk[0]) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--CB1L13 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~clkctrl at CLKCTRL_G8
CB1L13 = fiftyfivenm_clkctrl(.INCLK[0] = CB1_CNTR_O[8]) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--A1L187 is SCLK~inputclkctrl at CLKCTRL_G9
A1L187 = fiftyfivenm_clkctrl(.INCLK[0] = A1L186) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--A1L230 is _RST~inputclkctrl at CLKCTRL_G5
A1L230 = fiftyfivenm_clkctrl(.INCLK[0] = A1L229) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--V1L58 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_4~feeder at LCCOMB_X14_Y12_N6
V1L58 = V1_state_reg.S2F_3;


--V1L42 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_3~feeder at LCCOMB_X14_Y12_N28
V1L42 = V1_state_reg.F2S_2;


--V1L44 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_4~feeder at LCCOMB_X14_Y12_N22
V1L44 = V1_state_reg.F2S_3;


--V1L50 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder at LCCOMB_X15_Y12_N10
V1L50 = V1_state_reg.S2C_2;


--V1L34 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_2~feeder at LCCOMB_X15_Y12_N22
V1L34 = V1_state_reg.C2S_1;


--D1L21 is CPU_SM:u_CPU_SM|INCNI~feeder at LCCOMB_X14_Y8_N10
D1L21 = R1L34;


--X1L91 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3]~feeder at LCCOMB_X14_Y10_N30
X1L91 = C1_FIFO_OD[3];


--C1L306 is fifo:int_fifo|FIFO_OD[2]~feeder at LCCOMB_X14_Y6_N22
C1L306 = C1L490;


--C1L309 is fifo:int_fifo|FIFO_OD[4]~feeder at LCCOMB_X14_Y6_N10
C1L309 = C1L480;


--C1L311 is fifo:int_fifo|FIFO_OD[5]~feeder at LCCOMB_X14_Y6_N20
C1L311 = C1L475;


--C1L315 is fifo:int_fifo|FIFO_OD[8]~feeder at LCCOMB_X14_Y6_N16
C1L315 = C1L460;


--C1L319 is fifo:int_fifo|FIFO_OD[11]~feeder at LCCOMB_X14_Y6_N14
C1L319 = C1L445;


--C1L324 is fifo:int_fifo|FIFO_OD[15]~feeder at LCCOMB_X14_Y6_N4
C1L324 = C1L425;


--C1L79 is fifo:int_fifo|BUFFER[2][1]~feeder at LCCOMB_X14_Y4_N28
C1L79 = G1L4;


--C1L119 is fifo:int_fifo|BUFFER[3][1]~feeder at LCCOMB_X14_Y4_N6
C1L119 = G1L4;


--C1L82 is fifo:int_fifo|BUFFER[2][3]~feeder at LCCOMB_X14_Y4_N26
C1L82 = G1L8;


--C1L122 is fifo:int_fifo|BUFFER[3][3]~feeder at LCCOMB_X14_Y4_N4
C1L122 = G1L8;


--C1L84 is fifo:int_fifo|BUFFER[2][4]~feeder at LCCOMB_X14_Y4_N10
C1L84 = G1L10;


--H1L22 is registers:u_registers|SSPBDAT[13]~feeder at LCCOMB_X16_Y13_N10
H1L22 = A1L57;


