{
    "0": "L1:\n",
    "1": "IADDR R2,L2\n",
    "2": "IADDR R22,L2\n",
    "3": "SUB R12,R33,R22\n",
    "4": "IADDR R42,L2\n",
    "5": "ADD R6,R29,R18\n",
    "6": "XOR R22,R32,R22\n",
    "7": "WR R45\n",
    "8": "JMP L2\n",
    "9": "IADDR R33,L2\n",
    "10": "L2:\n",
    "11": "L3:\n",
    "cycles taken": 5,
    "12": "HALT\n",
    "13": "ADD R43,R44,R14\n",
    "14": "DIV R12,R46,R28\n",
    "15": "BGEZ R5,L3\n",
    "16": "BGEZ R5,L3\n",
    "17": "XOR R5,R22,R4\n",
    "18": "IADDR R42,L3\n",
    "19": "STORE R5,R44,190\n",
    "20": "L3:\n",
    "21": "L4:\n",
    "22": "HALT\n",
    "23": "ADD R36,R35,R42\n",
    "24": "MUL R16,R12,R43\n",
    "25": "L3:\n",
    "26": "HALT\n",
    "27": "BEQZ R34,L5\n",
    "28": "SUB R8,R30,R38\n",
    "29": "SUBI R35,R8,2198\n",
    "30": "L5:\n",
    "31": "HALT\n",
    "32": "HALT\n"
}