

================================================================
== Vitis HLS Report for 'path_thr_axis'
================================================================
* Date:           Wed Aug 30 10:22:11 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_path_Thr
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_path_thr_axis_Pipeline_VITIS_LOOP_31_1_fu_82  |path_thr_axis_Pipeline_VITIS_LOOP_31_1  |      103|      103|  1.030 us|  1.030 us|  103|  103|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     142|    294|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|      70|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     212|    330|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |Axi_lite_s_axi_U                                  |Axi_lite_s_axi                          |        0|   0|  68|  104|    0|
    |grp_path_thr_axis_Pipeline_VITIS_LOOP_31_1_fu_82  |path_thr_axis_Pipeline_VITIS_LOOP_31_1  |        0|   0|  74|  190|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |Total                                             |                                        |        0|   0| 142|  294|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_path_thr_axis_Pipeline_VITIS_LOOP_31_1_fu_82_strm_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                             |          |   0|  0|   2|           1|           1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |strm_in_TREADY_int_regslice  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  34|          7|    2|          7|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |addr                                                           |  32|   0|   32|          0|
    |addr_flag_0_loc_fu_78                                          |   1|   0|    1|          0|
    |addr_loc_0_loc_fu_74                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                      |   4|   0|    4|          0|
    |grp_path_thr_axis_Pipeline_VITIS_LOOP_31_1_fu_82_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  70|   0|   70|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_Axi_lite_AWVALID  |   in|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_AWREADY  |  out|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_AWADDR   |   in|    5|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_WVALID   |   in|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_WREADY   |  out|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_WDATA    |   in|   32|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_WSTRB    |   in|    4|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_ARVALID  |   in|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_ARREADY  |  out|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_ARADDR   |   in|    5|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_RVALID   |  out|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_RREADY   |   in|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_RDATA    |  out|   32|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_RRESP    |  out|    2|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_BVALID   |  out|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_BREADY   |   in|    1|         s_axi|           Axi_lite|       pointer|
|s_axi_Axi_lite_BRESP    |  out|    2|         s_axi|           Axi_lite|       pointer|
|ap_clk                  |   in|    1|  ap_ctrl_none|      path_thr_axis|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_none|      path_thr_axis|  return value|
|strm_in_TDATA           |   in|   64|          axis|   strm_in_V_data_V|       pointer|
|strm_in_TVALID          |   in|    1|          axis|   strm_in_V_dest_V|       pointer|
|strm_in_TREADY          |  out|    1|          axis|   strm_in_V_dest_V|       pointer|
|strm_in_TDEST           |   in|    1|          axis|   strm_in_V_dest_V|       pointer|
|strm_in_TKEEP           |   in|    8|          axis|   strm_in_V_keep_V|       pointer|
|strm_in_TSTRB           |   in|    8|          axis|   strm_in_V_strb_V|       pointer|
|strm_in_TUSER           |   in|    1|          axis|   strm_in_V_user_V|       pointer|
|strm_in_TLAST           |   in|    1|          axis|   strm_in_V_last_V|       pointer|
|strm_in_TID             |   in|    1|          axis|     strm_in_V_id_V|       pointer|
|strm_out_TDATA          |  out|   32|          axis|  strm_out_V_data_V|       pointer|
|strm_out_TVALID         |  out|    1|          axis|  strm_out_V_dest_V|       pointer|
|strm_out_TREADY         |   in|    1|          axis|  strm_out_V_dest_V|       pointer|
|strm_out_TDEST          |  out|    1|          axis|  strm_out_V_dest_V|       pointer|
|strm_out_TKEEP          |  out|    4|          axis|  strm_out_V_keep_V|       pointer|
|strm_out_TSTRB          |  out|    4|          axis|  strm_out_V_strb_V|       pointer|
|strm_out_TUSER          |  out|    1|          axis|  strm_out_V_user_V|       pointer|
|strm_out_TLAST          |  out|    1|          axis|  strm_out_V_last_V|       pointer|
|strm_out_TID            |  out|    1|          axis|    strm_out_V_id_V|       pointer|
+------------------------+-----+-----+--------------+-------------------+--------------+

