Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May 17 23:34:22 2024
| Host         : LAPTOP-0P208VUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           49 |
| No           | No                    | Yes                    |             244 |           68 |
| No           | Yes                   | No                     |              61 |           19 |
| Yes          | No                    | No                     |              80 |           46 |
| Yes          | No                    | Yes                    |             104 |           36 |
| Yes          | Yes                   | No                     |              62 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                       Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  clk_100mhz_IBUF_BUFG                              | uart_inst/uart_display/uart_inst/tx_clk[12]_i_1_n_1       |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]                                 |                                                           |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]                                 |                                                           | U9/rst                                                    |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]                                 |                                                           |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]                                |                                                           |                                                           |                1 |              1 |         1.00 |
|  U1/DataPath1/SCPU_CTRL/Length_reg[2]_i_2_n_1      |                                                           |                                                           |                1 |              3 |         3.00 |
| ~U8/Clk_CPU_BUFG                                   |                                                           |                                                           |                2 |              3 |         1.50 |
|  U1/DataPath1/SCPU_CTRL/ALU_Control_reg[3]_i_2_n_1 |                                                           |                                                           |                2 |              4 |         2.00 |
|  U1/DataPath1/EX_MEM/E[0]                          |                                                           |                                                           |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG                              |                                                           | uart_inst/uart_display/uart_inst/tx_clk[12]_i_1_n_1       |                4 |              5 |         1.25 |
|  U8/Clk_CPU_BUFG                                   | U4/GPIOf0000000_we                                        | U9/rst                                                    |                5 |              6 |         1.20 |
|  clk_100mhz_IBUF_BUFG                              | uart_inst/uart_display/FSM_onehot_print_state_reg_n_1_[2] |                                                           |                7 |              7 |         1.00 |
|  clk_100mhz_IBUF_BUFG                              | uart_inst/uart_display/uart_inst/tx_bits_remaining        |                                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                              | uart_inst/uart_display/str_idx                            | uart_inst/uart_display/FSM_onehot_print_state_reg_n_1_[1] |                3 |             12 |         4.00 |
|  U1/DataPath1/SCPU_CTRL/ImmSel_reg[2]_i_1_n_1      |                                                           |                                                           |                5 |             13 |         2.60 |
|  clk_100mhz_IBUF_BUFG                              | uart_inst/uart_display/FSM_onehot_print_state[13]_i_1_n_1 |                                                           |                3 |             14 |         4.67 |
|  clk_100mhz_IBUF_BUFG                              | U9/u1/sw[15]_i_1_n_0                                      |                                                           |                8 |             16 |         2.00 |
|  clk_100mhz_IBUF_BUFG                              | uart_inst/uart_display/char_wait_count                    | uart_inst/uart_display/FSM_onehot_print_state_reg_n_1_[2] |                5 |             18 |         3.60 |
|  U1/DataPath1/SCPU_CTRL/E[0]                       |                                                           |                                                           |               10 |             21 |         2.10 |
|  clk_100mhz_IBUF_BUFG                              |                                                           | uart_inst/uart_display/wait_count                         |                6 |             24 |         4.00 |
|  clk_100mhz_IBUF_BUFG                              |                                                           |                                                           |               11 |             31 |         2.82 |
|  clk_100mhz_IBUF_BUFG                              |                                                           | uart_inst/clock_cnt[31]_i_1_n_1                           |                9 |             32 |         3.56 |
|  clk_100mhz_IBUF_BUFG                              |                                                           | U9/rst                                                    |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG                              | U9/u1/sw_counter[0]_i_1_n_0                               | U9/u1/sw_counter0_carry__0_n_2                            |                8 |             32 |         4.00 |
|  n_0_144_BUFG                                      |                                                           |                                                           |               14 |             32 |         2.29 |
|  U8/clkdiv_BUFG[6]                                 | U10/counter0[31]                                          | U9/rst                                                    |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG                                   | U4/GPIOe0000000_we                                        |                                                           |               24 |             32 |         1.33 |
|  U8/clkdiv_BUFG[9]                                 | U10/counter1[32]_i_1_n_0                                  | U9/rst                                                    |               11 |             33 |         3.00 |
|  U8/clkdiv_BUFG[11]                                | U10/counter2[32]_i_1_n_0                                  | U9/rst                                                    |               10 |             33 |         3.30 |
|  U8/Clk_CPU_BUFG                                   |                                                           | U9/rst                                                    |               59 |            211 |         3.58 |
+----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


