<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='81' type='349'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='81'>// MVE long arithmetic shift right.</doc>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='56420' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='56420' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1640' c='_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4010' u='r' c='_ZNK4llvm17ARMTargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6344' u='r' c='_ZL16Expand64BitShiftPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16396' c='_ZNK4llvm17ARMTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17634' c='_ZNK4llvm17ARMTargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj'/>
