{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650973607762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650973607763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 13:46:47 2022 " "Processing started: Tue Apr 26 13:46:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650973607763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973607763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mid_project -c mid_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off mid_project -c mid_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973607763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650973608437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650973608437 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_down_counter.v(6) " "Verilog HDL information at up_down_counter.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650973618458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/up_down_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file /collage project/verilog/up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618460 ""} { "Info" "ISGN_ENTITY_NAME" "2 test " "Found entity 2: test" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/t_count.v 2 2 " "Found 2 design units, including 2 entities, in source file /collage project/verilog/t_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_count " "Found entity 1: t_count" {  } { { "../verilog/t_count.v" "" { Text "D:/collage project/verilog/t_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618463 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_count_dut " "Found entity 2: t_count_dut" {  } { { "../verilog/t_count.v" "" { Text "D:/collage project/verilog/t_count.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/sevensegments_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /collage project/verilog/sevensegments_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegments_decoder " "Found entity 1: sevenSegments_decoder" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /collage project/verilog/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/mid_project.v 2 2 " "Found 2 design units, including 2 entities, in source file /collage project/verilog/mid_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 mid_project " "Found entity 1: mid_project" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618470 ""} { "Info" "ISGN_ENTITY_NAME" "2 test11 " "Found entity 2: test11" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /collage project/verilog/flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "../verilog/flip_flop.v" "" { Text "D:/collage project/verilog/flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/debounced_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /collage project/verilog/debounced_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounced_clk " "Found entity 1: debounced_clk" {  } { { "../verilog/debounced_clk.v" "" { Text "D:/collage project/verilog/debounced_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/collage project/verilog/clock_divider.v 2 2 " "Found 2 design units, including 2 entities, in source file /collage project/verilog/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../verilog/clock_divider.v" "" { Text "D:/collage project/verilog/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618477 ""} { "Info" "ISGN_ENTITY_NAME" "2 dd " "Found entity 2: dd" {  } { { "../verilog/clock_divider.v" "" { Text "D:/collage project/verilog/clock_divider.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973618477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dis mid_project.v(18) " "Verilog HDL Implicit Net warning at mid_project.v(18): created implicit net for \"dis\"" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973618477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mid_project " "Elaborating entity \"mid_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650973618553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mid_project.v(14) " "Verilog HDL assignment warning at mid_project.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650973618554 "|mid_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mid_project.v(15) " "Verilog HDL assignment warning at mid_project.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650973618554 "|mid_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_count t_count:opj1 " "Elaborating entity \"t_count\" for hierarchy \"t_count:opj1\"" {  } { { "../verilog/mid_project.v" "opj1" { Text "D:/collage project/verilog/mid_project.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973618555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter up_down_counter:opj2 " "Elaborating entity \"up_down_counter\" for hierarchy \"up_down_counter:opj2\"" {  } { { "../verilog/mid_project.v" "opj2" { Text "D:/collage project/verilog/mid_project.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973618556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_down_counter.v(19) " "Verilog HDL assignment warning at up_down_counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650973618557 "|mid_project|up_down_counter:opj2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_down_counter.v(36) " "Verilog HDL assignment warning at up_down_counter.v(36): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650973618557 "|mid_project|up_down_counter:opj2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:opj3 " "Elaborating entity \"rom\" for hierarchy \"rom:opj3\"" {  } { { "../verilog/mid_project.v" "opj3" { Text "D:/collage project/verilog/mid_project.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973618557 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom.v(9) " "Verilog HDL Case Statement warning at rom.v(9): incomplete case statement has no default case item" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650973618558 "|mid_project|rom:opj3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom.v(22) " "Verilog HDL Case Statement warning at rom.v(22): incomplete case statement has no default case item" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650973618558 "|mid_project|rom:opj3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom.v(35) " "Verilog HDL Case Statement warning at rom.v(35): incomplete case statement has no default case item" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650973618558 "|mid_project|rom:opj3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wtime rom.v(7) " "Verilog HDL Always Construct warning at rom.v(7): inferring latch(es) for variable \"wtime\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650973618558 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[0\] rom.v(7) " "Inferred latch for \"wtime\[0\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618559 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[1\] rom.v(7) " "Inferred latch for \"wtime\[1\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618559 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[2\] rom.v(7) " "Inferred latch for \"wtime\[2\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618559 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[3\] rom.v(7) " "Inferred latch for \"wtime\[3\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618559 "|mid_project|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[4\] rom.v(7) " "Inferred latch for \"wtime\[4\]\" at rom.v(7)" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618559 "|mid_project|rom:opj3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegments_decoder sevenSegments_decoder:opj4 " "Elaborating entity \"sevenSegments_decoder\" for hierarchy \"sevenSegments_decoder:opj4\"" {  } { { "../verilog/mid_project.v" "opj4" { Text "D:/collage project/verilog/mid_project.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973618559 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sevenSegments_decoder.v(6) " "Verilog HDL Case Statement warning at sevenSegments_decoder.v(6): incomplete case statement has no default case item" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650973618560 "|mid_project|sevenSegments_decoder:opj4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec sevenSegments_decoder.v(6) " "Verilog HDL Always Construct warning at sevenSegments_decoder.v(6): inferring latch(es) for variable \"dec\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650973618560 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[0\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[0\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618560 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[1\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[1\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618560 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[2\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[2\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618560 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[3\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[3\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618560 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[4\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[4\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618560 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[5\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[5\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618560 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[6\] sevenSegments_decoder.v(6) " "Inferred latch for \"dec\[6\]\" at sevenSegments_decoder.v(6)" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973618560 "|mid_project|sevenSegments_decoder:opj4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:opj7 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:opj7\"" {  } { { "../verilog/mid_project.v" "opj7" { Text "D:/collage project/verilog/mid_project.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973618563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_divider.v(15) " "Verilog HDL assignment warning at clock_divider.v(15): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/clock_divider.v" "" { Text "D:/collage project/verilog/clock_divider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650973618564 "|mid_project|clock_divider:opj7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop flip_flop:debouncing_up " "Elaborating entity \"flip_flop\" for hierarchy \"flip_flop:debouncing_up\"" {  } { { "../verilog/mid_project.v" "debouncing_up" { Text "D:/collage project/verilog/mid_project.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973618564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounced_clk debounced_clk:counter_clk " "Elaborating entity \"debounced_clk\" for hierarchy \"debounced_clk:counter_clk\"" {  } { { "../verilog/mid_project.v" "counter_clk" { Text "D:/collage project/verilog/mid_project.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973618566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[1\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[1\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973618844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[2\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[2\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973618844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[3\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[3\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973618844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[6\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[6\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973618844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[1\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[1\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973618850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[2\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[2\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973618850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[3\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[3\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973618850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj5\|dec\[6\] " "LATCH primitive \"sevenSegments_decoder:opj5\|dec\[6\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973618850 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../verilog/mid_project.v" "Mod0" { Text "D:/collage project/verilog/mid_project.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650973618928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../verilog/mid_project.v" "Div0" { Text "D:/collage project/verilog/mid_project.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650973618928 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650973618928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973618990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650973618990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650973618990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650973618990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650973618990 ""}  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650973618990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "D:/collage project/mid_project/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973619074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973619074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/collage project/mid_project/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973619098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973619098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "D:/collage project/mid_project/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973619117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973619117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/collage project/mid_project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973619197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973619197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/collage project/mid_project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973619273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973619273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973619289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650973619289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650973619289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650973619289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650973619289 ""}  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650973619289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "D:/collage project/mid_project/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650973619380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973619380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[0\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[0\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[1\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[1\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[2\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[2\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[3\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[3\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[4\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[4\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj8\|dec\[6\] " "LATCH primitive \"sevenSegments_decoder:opj8\|dec\[6\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619415 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650973619606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[0\] " "Latch sevenSegments_decoder:opj4\|dec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619614 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[1\] " "Latch sevenSegments_decoder:opj4\|dec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619614 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[2\] " "Latch sevenSegments_decoder:opj4\|dec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619614 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[3\] " "Latch sevenSegments_decoder:opj4\|dec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619614 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[4\] " "Latch sevenSegments_decoder:opj4\|dec\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619614 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[5\] " "Latch sevenSegments_decoder:opj4\|dec\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619614 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj4\|dec\[6\] " "Latch sevenSegments_decoder:opj4\|dec\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[0\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619614 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[0\] " "Latch sevenSegments_decoder:opj6\|dec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[1\] " "Latch sevenSegments_decoder:opj6\|dec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[2\] " "Latch sevenSegments_decoder:opj6\|dec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[3\] " "Latch sevenSegments_decoder:opj6\|dec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[4\] " "Latch sevenSegments_decoder:opj6\|dec\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[5\] " "Latch sevenSegments_decoder:opj6\|dec\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegments_decoder:opj6\|dec\[6\] " "Latch sevenSegments_decoder:opj6\|dec\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:opj3\|wtime\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:opj3\|wtime\[0\]" {  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[0\] " "Latch rom:opj3\|wtime\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[1\] " "Latch rom:opj3\|wtime\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[2\] " "Latch rom:opj3\|wtime\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619615 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[3\] " "Latch rom:opj3\|wtime\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619616 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[4\] " "Latch rom:opj3\|wtime\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA up_down_counter:opj2\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal up_down_counter:opj2\|q\[3\]" {  } { { "../verilog/up_down_counter.v" "" { Text "D:/collage project/verilog/up_down_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650973619616 ""}  } { { "../verilog/rom.v" "" { Text "D:/collage project/verilog/rom.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650973619616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[0\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[0\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619673 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[1\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[1\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619673 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[2\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[2\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619673 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[3\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[3\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619673 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[4\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[4\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619673 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[5\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[5\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619673 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegments_decoder:opj4\|dec\[6\] " "LATCH primitive \"sevenSegments_decoder:opj4\|dec\[6\]\" is permanently enabled" {  } { { "../verilog/sevenSegments_decoder.v" "" { Text "D:/collage project/verilog/sevenSegments_decoder.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650973619674 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[0\] VCC " "Pin \"sev2\[0\]\" is stuck at VCC" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650973619700 "|mid_project|sev2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[4\] GND " "Pin \"sev2\[4\]\" is stuck at GND" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650973619700 "|mid_project|sev2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[5\] GND " "Pin \"sev2\[5\]\" is stuck at GND" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650973619700 "|mid_project|sev2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev4\[5\] GND " "Pin \"sev4\[5\]\" is stuck at GND" {  } { { "../verilog/mid_project.v" "" { Text "D:/collage project/verilog/mid_project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650973619700 "|mid_project|sev4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650973619700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650973619808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/collage project/mid_project/output_files/mid_project.map.smsg " "Generated suppressed messages file D:/collage project/mid_project/output_files/mid_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973620302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650973620451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650973620451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650973620518 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650973620518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650973620518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650973620518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650973620551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 13:47:00 2022 " "Processing ended: Tue Apr 26 13:47:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650973620551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650973620551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650973620551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650973620551 ""}
