{"vcs1":{"timestamp_begin":1704254311.469048540, "rt":1.02, "ut":0.51, "st":0.21}}
{"vcselab":{"timestamp_begin":1704254312.575656704, "rt":0.68, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1704254313.324472651, "rt":0.27, "ut":0.19, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704254311.037725203}
{"VCS_COMP_START_TIME": 1704254311.037725203}
{"VCS_COMP_END_TIME": 1704254315.259806064}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 342760}}
{"vcselab": {"peak_mem": 227164}}
