# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Up_Counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/Verilog_Design/Test/Up_Counter {E:/FPGA/Verilog_Design/Test/Up_Counter/Up_Counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:07 on Jan 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/Verilog_Design/Test/Up_Counter" E:/FPGA/Verilog_Design/Test/Up_Counter/Up_Counter.v 
# -- Compiling module Up_Counter
# 
# Top level modules:
# 	Up_Counter
# End time: 20:16:07 on Jan 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog E:/FPGA/Verilog_Design/Test/Up_Counter/Test_Up_Counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:54 on Jan 25,2018
# vlog -reportprogress 300 E:/FPGA/Verilog_Design/Test/Up_Counter/Test_Up_Counter.v 
# -- Compiling module Test_Up_Counter
# 
# Top level modules:
# 	Test_Up_Counter
# End time: 20:16:54 on Jan 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Test_Up_Counter work.Up_Counter
# vsim work.Test_Up_Counter work.Up_Counter 
# Start time: 20:16:58 on Jan 25,2018
# Loading work.Test_Up_Counter
# Loading work.Up_Counter
# ** Error: (vsim-3063) E:/FPGA/Verilog_Design/Test/Up_Counter/Test_Up_Counter.v(16): Port 'out' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /Test_Up_Counter/uut File: E:/FPGA/Verilog_Design/Test/Up_Counter/Up_Counter.v
# Error loading design
# End time: 20:16:59 on Jan 25,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.Up_Counter
# vsim work.Up_Counter 
# Start time: 20:17:05 on Jan 25,2018
# Loading work.Up_Counter
vsim work.Test_Up_Counter
# End time: 20:19:55 on Jan 25,2018, Elapsed time: 0:02:50
# Errors: 0, Warnings: 0
# vsim work.Test_Up_Counter 
# Start time: 20:19:55 on Jan 25,2018
# Loading work.Test_Up_Counter
# Loading work.Up_Counter
# ** Error: (vsim-3063) E:/FPGA/Verilog_Design/Test/Up_Counter/Test_Up_Counter.v(16): Port 'out' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /Test_Up_Counter/uut File: E:/FPGA/Verilog_Design/Test/Up_Counter/Up_Counter.v
# Error loading design
# End time: 20:19:55 on Jan 25,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.Test_Up_Counter
# vsim work.Test_Up_Counter 
# Start time: 20:20:20 on Jan 25,2018
# Loading work.Test_Up_Counter
# Loading work.Up_Counter
# ** Error: (vsim-3063) E:/FPGA/Verilog_Design/Test/Up_Counter/Test_Up_Counter.v(16): Port 'out' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /Test_Up_Counter/uut File: E:/FPGA/Verilog_Design/Test/Up_Counter/Up_Counter.v
# Error loading design
# End time: 20:20:20 on Jan 25,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.Up_Counter
# vsim work.Up_Counter 
# Start time: 20:21:02 on Jan 25,2018
# Loading work.Up_Counter
run
run
run
run
# Break key hit
add wave -position insertpoint  \
sim:/Up_Counter/clk
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/Up_Counter/counter_value
run
run
run
run
run -continue
run -all
# Break key hit
restart
run
run
# End time: 20:26:29 on Jan 25,2018, Elapsed time: 0:05:27
# Errors: 0, Warnings: 0
