

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sun Jul 28 01:27:54 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.038 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       21|       21|  63.000 ns|  63.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 2, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp22_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp22"   --->   Operation 23 'read' 'wsp22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 24 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 25 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 26 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%wsp22_cast = zext i3 %wsp22_read"   --->   Operation 27 'zext' 'wsp22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln870 = shl i8 %wsp2_read, i8 2"   --->   Operation 28 'shl' 'shl_ln870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_6 = add i8 %shl_ln870, i8 %wsp2_read"   --->   Operation 29 'add' 'add_ln870_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_7 = add i8 %add_ln870_6, i8 %wsp22_cast"   --->   Operation 30 'add' 'add_ln870_7' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln870_4 = zext i8 %add_ln870_7"   --->   Operation 31 'zext' 'zext_ln870_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_26 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_4"   --->   Operation 32 'getelementptr' 'patches_superpoints_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 33 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln870_6 = shl i8 %wsp1_read, i8 2"   --->   Operation 34 'shl' 'shl_ln870_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_8 = add i8 %shl_ln870_6, i8 %wsp1_read"   --->   Operation 35 'add' 'add_ln870_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 36 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_9 = add i8 %add_ln870_8, i8 %wsp11_cast"   --->   Operation 36 'add' 'add_ln870_9' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln870_5 = zext i8 %add_ln870_9"   --->   Operation 37 'zext' 'zext_ln870_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_5"   --->   Operation 38 'getelementptr' 'patches_superpoints_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.20ns)   --->   "%patches_superpoints_0_load = load i8 %patches_superpoints_0_addr"   --->   Operation 39 'load' 'patches_superpoints_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_1 : Operation 40 [2/2] (1.20ns)   --->   "%patches_superpoints_0_load_9 = load i8 %patches_superpoints_0_addr_26"   --->   Operation 40 'load' 'patches_superpoints_0_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 41 [1/2] (1.20ns)   --->   "%patches_superpoints_0_load = load i8 %patches_superpoints_0_addr"   --->   Operation 41 'load' 'patches_superpoints_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_2 : Operation 42 [1/2] (1.20ns)   --->   "%patches_superpoints_0_load_9 = load i8 %patches_superpoints_0_addr_26"   --->   Operation 42 'load' 'patches_superpoints_0_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.06ns)   --->   "%icmp_ln870 = icmp_eq  i64 %patches_superpoints_0_load, i64 %patches_superpoints_0_load_9"   --->   Operation 44 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln37 = br i1 %icmp_ln870, void %._crit_edge, void" [patchMaker.cpp:37]   --->   Operation 45 'br' 'br_ln37' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp11_read, i3 0"   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln870_2 = zext i6 %shl_ln"   --->   Operation 47 'zext' 'zext_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln870_2 = add i8 %zext_ln870_2, i8 120"   --->   Operation 48 'add' 'add_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.67>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln870_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp1_read, i5 0"   --->   Operation 49 'bitconcatenate' 'shl_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i13 %shl_ln870_2"   --->   Operation 50 'zext' 'zext_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln870_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp1_read, i3 0"   --->   Operation 51 'bitconcatenate' 'shl_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i11 %shl_ln870_3"   --->   Operation 52 'zext' 'zext_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870 = add i14 %zext_ln870_1, i14 %zext_ln870"   --->   Operation 53 'add' 'add_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln870_3 = zext i8 %add_ln870_2"   --->   Operation 54 'zext' 'zext_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln870_1 = add i14 %zext_ln870_3, i14 %add_ln870"   --->   Operation 55 'add' 'add_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln870_1, i32 3, i32 13"   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 57 [15/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 57 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln870_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp22_read, i3 0"   --->   Operation 58 'bitconcatenate' 'shl_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln870_8 = zext i6 %shl_ln870_1"   --->   Operation 59 'zext' 'zext_ln870_8' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln870_5 = add i8 %zext_ln870_8, i8 120"   --->   Operation 60 'add' 'add_ln870_5' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.67>
ST_5 : Operation 61 [14/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 61 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln870_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp2_read, i5 0"   --->   Operation 62 'bitconcatenate' 'shl_ln870_4' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln870_6 = zext i13 %shl_ln870_4"   --->   Operation 63 'zext' 'zext_ln870_6' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln870_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp2_read, i3 0"   --->   Operation 64 'bitconcatenate' 'shl_ln870_5' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln870_7 = zext i11 %shl_ln870_5"   --->   Operation 65 'zext' 'zext_ln870_7' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_4 = add i14 %zext_ln870_7, i14 %zext_ln870_6"   --->   Operation 66 'add' 'add_ln870_4' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln870_9 = zext i8 %add_ln870_5"   --->   Operation 67 'zext' 'zext_ln870_9' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln870_3 = add i14 %zext_ln870_9, i14 %add_ln870_4"   --->   Operation 68 'add' 'add_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln870_1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln870_3, i32 3, i32 13"   --->   Operation 69 'partselect' 'trunc_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 70 [15/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 70 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 71 [13/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 71 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [14/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 72 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 73 [12/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 73 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [13/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 74 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 75 [11/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 75 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [12/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 76 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 77 [10/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 77 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [11/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 78 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 79 [9/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 79 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [10/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 80 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 81 [8/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 81 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [9/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 82 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 83 [7/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 83 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [8/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 84 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 85 [6/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 85 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [7/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 86 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 87 [5/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 87 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [6/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 88 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln870_10 = zext i14 %add_ln870_1"   --->   Operation 89 'zext' 'zext_ln870_10' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 90 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i29 %zext_ln870_10, i29 26215"   --->   Operation 90 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 91 [4/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 91 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [5/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 92 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 93 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i29 %zext_ln870_10, i29 26215"   --->   Operation 93 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 94 [3/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 94 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln870_13 = zext i14 %add_ln870_3"   --->   Operation 95 'zext' 'zext_ln870_13' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_16 : Operation 96 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215"   --->   Operation 96 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 97 [4/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 97 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 98 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i29 %zext_ln870_10, i29 26215"   --->   Operation 98 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 99 [2/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 99 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215"   --->   Operation 100 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 101 [3/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 101 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.79>
ST_18 : Operation 102 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870 = mul i29 %zext_ln870_10, i29 26215"   --->   Operation 102 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln870, i32 20, i32 27"   --->   Operation 103 'partselect' 'udiv_ln_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln870, i32 20, i32 25"   --->   Operation 104 'partselect' 'tmp' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_121_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp, i2 0"   --->   Operation 105 'bitconcatenate' 'tmp_121_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_10 = add i8 %tmp_121_cast, i8 %udiv_ln_cast"   --->   Operation 106 'add' 'add_ln870_10' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 107 [1/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 107 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i3 %urem_ln870"   --->   Operation 108 'trunc' 'trunc_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln870_11 = zext i3 %trunc_ln870"   --->   Operation 109 'zext' 'zext_ln870_11' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_11 = add i8 %add_ln870_10, i8 %zext_ln870_11"   --->   Operation 110 'add' 'add_ln870_11' <Predicate = (icmp_ln870)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 111 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215"   --->   Operation 111 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 112 [2/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 112 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.79>
ST_19 : Operation 113 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215"   --->   Operation 113 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%udiv_ln870_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln870_1, i32 20, i32 27"   --->   Operation 114 'partselect' 'udiv_ln870_1_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln870_1, i32 20, i32 25"   --->   Operation 115 'partselect' 'tmp_35' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_123_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_35, i2 0"   --->   Operation 116 'bitconcatenate' 'tmp_123_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_12 = add i8 %tmp_123_cast, i8 %udiv_ln870_1_cast"   --->   Operation 117 'add' 'add_ln870_12' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 118 [1/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 118 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln870_2 = trunc i3 %urem_ln870_1"   --->   Operation 119 'trunc' 'trunc_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln870_14 = zext i3 %trunc_ln870_2"   --->   Operation 120 'zext' 'zext_ln870_14' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_13 = add i8 %add_ln870_12, i8 %zext_ln870_14"   --->   Operation 121 'add' 'add_ln870_13' <Predicate = (icmp_ln870)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 20 <SV = 19> <Delay = 1.20>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln870_12 = zext i8 %add_ln870_11"   --->   Operation 122 'zext' 'zext_ln870_12' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_27 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_12"   --->   Operation 123 'getelementptr' 'patches_superpoints_0_addr_27' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_20 : Operation 124 [2/2] (1.20ns)   --->   "%patches_superpoints_0_load_10 = load i8 %patches_superpoints_0_addr_27"   --->   Operation 124 'load' 'patches_superpoints_0_load_10' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln870_15 = zext i8 %add_ln870_13"   --->   Operation 125 'zext' 'zext_ln870_15' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_28 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_15"   --->   Operation 126 'getelementptr' 'patches_superpoints_0_addr_28' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_20 : Operation 127 [2/2] (1.20ns)   --->   "%patches_superpoints_0_load_11 = load i8 %patches_superpoints_0_addr_28"   --->   Operation 127 'load' 'patches_superpoints_0_load_11' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 21 <SV = 20> <Delay = 1.20>
ST_21 : Operation 128 [1/2] (1.20ns)   --->   "%patches_superpoints_0_load_10 = load i8 %patches_superpoints_0_addr_27"   --->   Operation 128 'load' 'patches_superpoints_0_load_10' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_21 : Operation 129 [1/2] (1.20ns)   --->   "%patches_superpoints_0_load_11 = load i8 %patches_superpoints_0_addr_28"   --->   Operation 129 'load' 'patches_superpoints_0_load_11' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 130 [1/1] (1.06ns)   --->   "%icmp_ln870_1 = icmp_eq  i64 %patches_superpoints_0_load_10, i64 %patches_superpoints_0_load_11"   --->   Operation 130 'icmp' 'icmp_ln870_1' <Predicate = (icmp_ln870)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 131 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.38>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln870_1, void, i1 0, void"   --->   Operation 132 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i1 %empty" [patchMaker.cpp:37]   --->   Operation 133 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 2.04ns
The critical path consists of the following:
	wire read on port 'wsp11' [8]  (0 ns)
	'add' operation ('add_ln870_9') [19]  (0.838 ns)
	'getelementptr' operation ('patches_superpoints_0_addr') [21]  (0 ns)
	'load' operation ('patches_superpoints_0_load') on array 'patches_superpoints_0' [23]  (1.2 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_0_load') on array 'patches_superpoints_0' [23]  (1.2 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln870') [25]  (1.06 ns)
	multiplexor before 'phi' operation ('empty') with incoming values : ('icmp_ln870_1') [79]  (0.387 ns)

 <State 4>: 1.67ns
The critical path consists of the following:
	'add' operation ('add_ln870') [34]  (0 ns)
	'add' operation ('add_ln870_1') [37]  (0.716 ns)
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 5>: 1.67ns
The critical path consists of the following:
	'add' operation ('add_ln870_4') [58]  (0 ns)
	'add' operation ('add_ln870_3') [61]  (0.716 ns)
	'urem' operation ('urem_ln870_1') [69]  (0.959 ns)

 <State 6>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 7>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 8>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 9>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 10>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 11>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 12>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 13>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 14>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 15>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 16>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 17>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)

 <State 18>: 1.8ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [45]  (0.959 ns)
	'add' operation ('add_ln870_11') [48]  (0.838 ns)

 <State 19>: 1.8ns
The critical path consists of the following:
	'urem' operation ('urem_ln870_1') [69]  (0.959 ns)
	'add' operation ('add_ln870_13') [72]  (0.838 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_0_addr_27') [50]  (0 ns)
	'load' operation ('patches_superpoints_0_load_10') on array 'patches_superpoints_0' [51]  (1.2 ns)

 <State 21>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_0_load_10') on array 'patches_superpoints_0' [51]  (1.2 ns)

 <State 22>: 1.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln870_1') [76]  (1.06 ns)
	multiplexor before 'phi' operation ('empty') with incoming values : ('icmp_ln870_1') [79]  (0.387 ns)
	'phi' operation ('empty') with incoming values : ('icmp_ln870_1') [79]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
