INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.sim/sim_1/impl/func/CPU_BB_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU_A_top
INFO: [VRFC 10-311] analyzing module FLAG
INFO: [VRFC 10-311] analyzing module IO_2
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM_2
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module key_scan_top
INFO: [VRFC 10-311] analyzing module keyboardRead
INFO: [VRFC 10-311] analyzing module keyboard_
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLAG
WARNING: [VRFC 10-1195] overwriting previous definition of module FLAG [E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_2
WARNING: [VRFC 10-1195] overwriting previous definition of module IO_2 [E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/PC/PC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1195] overwriting previous definition of module PC [E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/PC/PC.srcs/sources_1/new/PC.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/RAM/RAM.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-1195] overwriting previous definition of module RAM [E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/RAM/RAM.srcs/sources_1/new/RAM.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/Ex1_Register/Ex1_Register.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-1195] overwriting previous definition of module Register [E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/Ex1_Register/Ex1_Register.srcs/sources_1/new/Register.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/myROM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_2
WARNING: [VRFC 10-1195] overwriting previous definition of module ROM_2 [E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/myROM_2.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sim_1/imports/new/CPU_BB_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_BB_tb
WARNING: [VRFC 10-756] identifier q is used before its declaration [E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sim_1/imports/new/CPU_BB_tb.v:8]
