## Hi! This is Dharaneshwar Sasidharan

I am passionate about building real-world projects as well as learning and working with new technologies in digital design.  
This GitHub profile showcases my projects, skills, and learning journey.

üéì MSc Microelectronics & Microsystems at TU Hamburg  
üéì B.E. Electronics and Communication Engineering ‚Äî St. Joseph‚Äôs College of Engineering, Chennai, India  
üíª FPGA | Embedded Systems | Digital Design Engineer | Circuit Design  
üìç Hamburg, Germany

## üîß Skills & Technologies
- **Programming:** C Programming, Python, Verilog, TCL Scripting, Bash, VHDL (Beginner level)
- **Toolchains:** Vivado, OSS-CAD-SUITE
- **FPGA Platform:** Lattice iCE40 (HX8K, UP5K), Xilinx Artix-7
- **Interfaces:** UART, I2C, SPI, VGA
- **Tools:** Git, Linux

## üìÇ Active Projects

### OV7670 Camera interface with Xilinx Artix-7 FPGA
<img align="right" width="450" height="300" alt="image" src="https://github.com/user-attachments/assets/2e7deb54-bbd6-436a-8113-8872a20598d1" />

- Developed i2c controller for camera configuration and vga controller to display frames on a external monitor
- Working on a memory controller to use the SDRAM for buffering data from the camera.
- Implemented TCL based workflow to synthesize the design files

## üìÇ Completed Projects

### [Digital FIR Filter design in Lattice iCE40UP5k FPGA](https://github.com/Dharanesh07/Digital-FIR-filter-in-FPGA)

<img align="right" width="200" height="400" alt="image" src="https://github.com/user-attachments/assets/7d5a3dfa-fa60-4db5-be65-99b686b37dd6" />


Designed and implemented a resource-efficient 65-tap digital FIR filter on the iCE40UP5K FPGA for real-time IMU signal processing. Implemented DSP block sharing, fixed-point arithmetic, and parallel architectures to achieve high-performance filtering on a low-power, resource-constrained FPGA.

**Tech Stack:** Verilog | Python | UART | Digital Signal Processing blocks | Lattice iCE40 | Yosys | Iverilog
<br clear="right"/>


### [ADXL345 IMU with Lattice FPGA](https://github.com/Dharanesh07/Projects/tree/main/ADXL345-IMU-with-Lattice-FPGA)

<img align="right" width="200" height="400" src="https://raw.githubusercontent.com/Dharanesh07/Projects/main/ADXL345-IMU-with-Lattice-FPGA/images/demo.gif" alt="ADXL345 Project">

Real-time gesture recognition system using ADXL345 accelerometer and Lattice iCE40HX8K FPGA. Implemented custom SPI controller, FIFO buffering, digital filtering (4-sample sliding window), and direction mapping with UART output. Overcame challenges in axis alignment, buffer management, and real-time debugging.

**Tech Stack:** Verilog | SPI | UART | Digital Signal Processing | Lattice iCE40 | Yosys | Iverilog

<br clear="right"/>


### LORA Mobile phone

<img align="right" width="200" height="400" src="https://github.com/user-attachments/assets/1ec97aa5-a169-43c7-8514-41773889edec" />

- Design and Development: Engineered an affordable mobile phone using a Raspberry Pi running Linux OS. It features a keypad, OLED display, GSM modem, and LoRa module.
- Interfaces: I¬≤C, SPI, UART and USB.
- Software: Developed the user interface in Python and implemented the low-level firmware in C.
- Power Management: Powered with Lithium polymer battery for portability.
- Functionality: Facilitated communication via text messages, calls, and data transfer through a 433 MHz LoRa module. Each phone functions as a node in a mesh network for extended communication range.

<br clear="right"/>


### Flight Controller for Quadcopter
<img align="right" width="200" height="400" src="https://github.com/user-attachments/assets/08c0cc30-7ede-455e-960f-eb1352acba17" />

- Hardware: Designed a flight computer using an STM32-based 32-bit MCU, IMU, and power distribution circuits.
- Control and Stability: Processed user inputs and IMU data to maintain the drone's attitude and position by controlling rotor thrust. Tuned various filtering methods using MATLAB for enhanced flight stability.

<br clear="right"/>

