

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Tue Mar 31 00:45:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline_Unroll1_DF
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.701|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18961|  18961|  18961|  18961|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                                            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- conv_layer1_neurons_loop                                  |  18960|  18960|      3160|          -|          -|     6|    no    |
        | + conv_layer1_kernel_1_loop_conv_layer1_kernel_2_loop      |   2704|   2704|         8|          3|          1|   900|    yes   |
        | + conv_layer1_relu_outer_loop_conv_layer1_relu_inner_loop  |    450|    450|         2|          1|          1|   450|    yes   |
        +------------------------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|    2048|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      35|      10|
|Multiplexer      |        -|      -|       -|     362|
|Register         |        0|      -|     699|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     734|    2516|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |               Module               | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_1_biases_V_U         |conv_layer1_conv_1_biases_V         |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_0_U    |conv_layer1_conv_1_weights_V_0_0    |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_0_1_U  |conv_layer1_conv_1_weights_V_0_0_1  |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_0_2_U  |conv_layer1_conv_1_weights_V_0_0_2  |        0|  2|   1|     6|    2|     1|           12|
    |conv_1_weights_V_0_1_U    |conv_layer1_conv_1_weights_V_0_1    |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_1_1_U  |conv_layer1_conv_1_weights_V_0_1_1  |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_1_2_U  |conv_layer1_conv_1_weights_V_0_1_2  |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_2_U    |conv_layer1_conv_1_weights_V_0_2    |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_2_1_U  |conv_layer1_conv_1_weights_V_0_2_1  |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_2_2_U  |conv_layer1_conv_1_weights_V_0_2_2  |        0|  3|   1|     6|    3|     1|           18|
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                                    |        0| 35|  10|    60|   35|    10|          210|
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_12_0_0_1_fu_973_p2             |     *    |      0|  0|  41|           8|           4|
    |r_V_12_0_0_2_fu_1012_p2            |     *    |      0|  0|  41|           8|           2|
    |r_V_12_0_1_1_fu_1366_p2            |     *    |      0|  0|  41|           8|           3|
    |r_V_12_0_1_2_fu_1439_p2            |     *    |      0|  0|  41|           8|           4|
    |r_V_12_0_1_fu_1340_p2              |     *    |      0|  0|  41|           8|           4|
    |r_V_12_0_2_1_fu_1785_p2            |     *    |      0|  0|  41|           8|           4|
    |r_V_12_0_2_2_fu_1854_p2            |     *    |      0|  0|  41|           8|           3|
    |r_V_12_0_2_fu_1759_p2              |     *    |      0|  0|  41|           8|           4|
    |r_V_12_fu_933_p2                   |     *    |      0|  0|  41|           8|           4|
    |accumulation_V_0_0_1_fu_1164_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_0_2_fu_1268_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_1_1_fu_1649_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_1_2_fu_1897_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_1_fu_1561_p2      |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_2_1_fu_2113_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_2_2_fu_2243_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_2_fu_2024_p2      |     +    |      0|  0|  15|           8|           8|
    |col_3_1_fu_2602_p2                 |     +    |      0|  0|  15|           2|           5|
    |indvar_flatten_next8_fu_2512_p2    |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_736_p2      |     +    |      0|  0|  17|          10|           1|
    |p_5_fu_606_p2                      |     +    |      0|  0|  12|           3|           1|
    |p_Val2_18_fu_2326_p2               |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_fu_1074_p2               |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_0_1_fu_1113_p2         |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_0_2_fu_1039_p2         |     +    |      0|  0|  15|           6|           6|
    |p_Val2_29_0_1_1_fu_1405_p2         |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_1_2_fu_1726_p2         |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_1_fu_1511_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_2_1_fu_1820_p2         |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_2_2_fu_2193_p2         |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_2_fu_1973_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_716_p2                 |     +    |      0|  0|  10|           2|           2|
    |ret_V_0_0_1_fu_1150_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_0_2_fu_1254_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_1_1_fu_1635_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_1_2_fu_1883_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_1_fu_1547_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_2_1_fu_2099_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_2_2_fu_2229_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_2_fu_2010_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_7_fu_2313_p2                 |     +    |      0|  0|  16|           9|           9|
    |row_3_fu_2518_p2                   |     +    |      0|  0|  15|           1|           5|
    |tmp_140_fu_796_p2                  |     +    |      0|  0|  15|           2|           5|
    |tmp_141_fu_1465_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_146_fu_1495_p2                 |     +    |      0|  0|  11|          13|          13|
    |tmp_153_fu_2550_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_155_fu_2591_p2                 |     +    |      0|  0|  11|          13|          13|
    |tmp_71_0_2_mid1_fu_822_p2          |     +    |      0|  0|  15|           2|           5|
    |tmp_71_0_s_fu_809_p2               |     +    |      0|  0|  15|           1|           5|
    |tmp_83_0_0_2_fu_883_p2             |     +    |      0|  0|  15|           1|           5|
    |tmp_83_fu_828_p2                   |     +    |      0|  0|  15|           2|           5|
    |tmp_139_fu_650_p2                  |     -    |      0|  0|  16|           9|           9|
    |tmp_142_fu_1486_p2                 |     -    |      0|  0|  11|          13|          13|
    |tmp_154_fu_2571_p2                 |     -    |      0|  0|  11|          13|          13|
    |output_V_d0                        |    and   |      0|  0|  16|          16|          16|
    |p_demorgan_fu_2439_p2              |    and   |      0|  0|  16|          16|          16|
    |underflow_0_0_1_fu_1184_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_0_2_fu_1288_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_1_1_fu_1668_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_1_2_fu_1915_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_1_fu_1580_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_0_2_1_fu_2132_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_2_2_fu_2261_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_2_fu_2044_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_12_fu_2345_p2            |    and   |      0|  0|   6|           1|           1|
    |exitcond2_fu_2524_p2               |   icmp   |      0|  0|  11|           5|           3|
    |exitcond3_fu_600_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten9_fu_2506_p2       |   icmp   |      0|  0|  13|           9|           7|
    |exitcond_flatten_fu_730_p2         |   icmp   |      0|  0|  13|          10|           8|
    |exitcond_fu_742_p2                 |   icmp   |      0|  0|  11|           5|           2|
    |tmp_346_fu_790_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_70_1_fu_2654_p2                |   icmp   |      0|  0|  11|           8|           1|
    |tmp_70_fu_2616_p2                  |   icmp   |      0|  0|  11|           8|           1|
    |tmp_362_fu_2433_p2                 |   lshr   |      0|  0|  35|           2|          16|
    |ap_block_state1                    |    or    |      0|  0|   6|           1|           1|
    |brmerge17_fu_2363_p2               |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_0_1_fu_1202_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_0_2_fu_1306_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_1_1_fu_1686_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_1_2_fu_1933_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_1_fu_1598_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_2_1_fu_2150_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_2_2_fu_2279_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_2_fu_2062_p2           |    or    |      0|  0|   6|           1|           1|
    |tmp_104_fu_784_p2                  |    or    |      0|  0|   6|           4|           3|
    |col2_mid2_fu_2530_p3               |  select  |      0|  0|   5|           1|           1|
    |col_mid2_fu_748_p3                 |  select  |      0|  0|   5|           1|           1|
    |grp_fu_579_p3                      |  select  |      0|  0|   8|           1|           8|
    |grp_fu_586_p3                      |  select  |      0|  0|   8|           1|           8|
    |grp_fu_593_p3                      |  select  |      0|  0|   8|           1|           8|
    |input_V_load_0_1_1_p_fu_1045_p3    |  select  |      0|  0|   8|           1|           8|
    |p_0306_1_fu_2385_p3                |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_0_1_fu_1224_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_0_2_fu_1328_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_1_1_fu_1708_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_1_2_fu_1955_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_1_fu_1620_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_2_1_fu_2172_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_2_2_fu_2301_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_2_fu_2084_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0514_2_fu_2622_p3                |  select  |      0|  0|   7|           1|           7|
    |p_5_0_0_1_fu_1216_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_0_2_fu_1320_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_1_1_fu_1700_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_1_2_fu_1947_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_1_fu_1612_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_5_0_2_1_fu_2164_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_2_2_fu_2293_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_2_fu_2076_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_Val2_23_fu_1095_p3               |  select  |      0|  0|   8|           1|           8|
    |p_Val2_26_cast_fu_704_p3           |  select  |      0|  0|   2|           1|           2|
    |p_Val2_30_0_0_1_fu_1134_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_1_1_fu_1427_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_1_2_fu_1747_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_1_fu_1532_p3           |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_2_1_fu_1842_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_2_2_fu_2215_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_2_fu_1994_p3           |  select  |      0|  0|   8|           1|           8|
    |p_mux7_0_0_1_fu_1208_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_0_2_fu_1312_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_1_1_fu_1692_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_1_2_fu_1939_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_1_fu_1604_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_2_1_fu_2156_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_2_2_fu_2285_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_2_fu_2068_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux_fu_2369_p3                   |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_2377_p3                     |  select  |      0|  0|   9|           1|           9|
    |p_v4_fu_912_p3                     |  select  |      0|  0|   5|           1|           5|
    |p_v_fu_815_p3                      |  select  |      0|  0|   5|           1|           5|
    |phitmp_0_0_1_fu_1126_p3            |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_1_1_fu_1419_p3            |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_1_2_fu_1739_p3            |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_1_fu_1524_p3              |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_2_1_fu_1834_p3            |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_2_2_fu_2207_p3            |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_2_fu_1986_p3              |  select  |      0|  0|   8|           1|           8|
    |phitmp_fu_1087_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_129_s_fu_2660_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_351_fu_2399_p3                 |  select  |      0|  0|   5|           1|           5|
    |tmp_352_fu_2406_p3                 |  select  |      0|  0|   5|           1|           5|
    |tmp_353_fu_2457_p3                 |  select  |      0|  0|   5|           1|           5|
    |tmp_360_fu_2483_p3                 |  select  |      0|  0|  16|           1|          16|
    |tmp_68_mid2_v_fu_802_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_mid2_v_fu_2538_p3              |  select  |      0|  0|   5|           1|           5|
    |mask_fu_2499_p2                    |    shl   |      0|  0|   6|           1|           2|
    |tmp_358_fu_2467_p2                 |    shl   |      0|  0|  35|          16|          16|
    |tmp_361_fu_2427_p2                 |    shl   |      0|  0|  35|           2|          16|
    |ap_enable_pp0                      |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   6|           2|           1|
    |brmerge38_0_0_1_fu_1190_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_0_2_fu_1294_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_1_1_fu_1674_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_1_2_fu_1921_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_1_fu_1586_p2           |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_2_1_fu_2138_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_2_2_fu_2267_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_2_fu_2050_p2           |    xor   |      0|  0|   6|           1|           1|
    |brmerge_fu_2351_p2                 |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i122_0_not_1_fu_1927_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_2_fu_2056_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_3_fu_2144_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_4_fu_2273_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_5_fu_1680_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_8_fu_1300_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_9_fu_1592_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_fu_1196_p2    |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i_i_i77_0_s_fu_2357_p2   |    xor   |      0|  0|   6|           1|           2|
    |tmp_133_cast_cast1_fu_770_p2       |    xor   |      0|  0|   6|           1|           2|
    |tmp_350_fu_2452_p2                 |    xor   |      0|  0|   6|           5|           4|
    |tmp_354_fu_2413_p2                 |    xor   |      0|  0|   6|           5|           4|
    |tmp_80_fu_2339_p2                  |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_0_1_fu_1178_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_0_2_fu_1282_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_1_1_fu_1662_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_1_2_fu_1909_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_1_fu_1574_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_2_1_fu_2126_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_2_2_fu_2255_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_2_fu_2038_p2              |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|2048|         641|        1014|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  47|         10|    1|         10|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_col_phi_fu_539_p4             |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_516_p4  |   9|          2|   10|         20|
    |ap_phi_mux_row1_phi_fu_561_p4            |   9|          2|    5|         10|
    |ap_phi_mux_row_phi_fu_527_p4             |   9|          2|    5|         10|
    |col2_reg_568                             |   9|          2|    5|         10|
    |col_reg_535                              |   9|          2|    5|         10|
    |grp_fu_579_p0                            |  15|          3|    1|          3|
    |grp_fu_593_p0                            |  15|          3|    1|          3|
    |indvar_flatten7_reg_546                  |   9|          2|    9|         18|
    |indvar_flatten_reg_512                   |   9|          2|   10|         20|
    |input_0_V_address0                       |  33|          6|    9|         54|
    |input_0_V_address1                       |  27|          5|    9|         45|
    |input_1_V_address0                       |  33|          6|    9|         54|
    |input_1_V_address1                       |  27|          5|    9|         45|
    |output_V_address0                        |  15|          3|   12|         36|
    |output_V_we0                             |   9|          2|    2|          4|
    |output_V_we1                             |   9|          2|    2|          4|
    |p_reg_500                                |   9|          2|    3|          6|
    |row1_reg_557                             |   9|          2|    5|         10|
    |row_reg_523                              |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 362|         74|  125|        399|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   9|   0|    9|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |col2_reg_568                    |   5|   0|    5|          0|
    |col_mid2_reg_2816               |   5|   0|    5|          0|
    |col_reg_535                     |   5|   0|    5|          0|
    |exitcond_flatten9_reg_3165      |   1|   0|    1|          0|
    |exitcond_flatten_reg_2800       |   1|   0|    1|          0|
    |exitcond_reg_2809               |   1|   0|    1|          0|
    |indvar_flatten7_reg_546         |   9|   0|    9|          0|
    |indvar_flatten_next_reg_2804    |  10|   0|   10|          0|
    |indvar_flatten_reg_512          |  10|   0|   10|          0|
    |input_V_load_0_1_1_p_reg_3012   |   8|   0|    8|          0|
    |input_V_load_0_2_1_p_reg_3079   |   8|   0|    8|          0|
    |lhs_V_reg_2795                  |   9|   0|    9|          0|
    |newIndex1_reg_2924              |   4|   0|    4|          0|
    |newIndex8_reg_2830              |   4|   0|    4|          0|
    |newIndex_reg_2882               |   4|   0|    4|          0|
    |output_V_addr_reg_3179          |  12|   0|   12|          0|
    |p_0306_1_reg_3149               |   8|   0|    8|          0|
    |p_0461_5_0_0_2_reg_3037         |   8|   0|    8|          0|
    |p_0461_5_0_1_1_reg_3089         |   8|   0|    8|          0|
    |p_0461_5_0_2_1_reg_3137         |   8|   0|    8|          0|
    |p_5_reg_2684                    |   3|   0|    3|          0|
    |p_Val2_21_reg_2961              |   8|   0|    8|          0|
    |p_Val2_27_cast_reg_2790         |   8|   0|    8|          0|
    |p_Val2_28_0_0_1_reg_2986        |   8|   0|    8|          0|
    |p_Val2_28_0_1_2_reg_3069        |   8|   0|    8|          0|
    |p_Val2_28_0_1_reg_3048          |   8|   0|    8|          0|
    |p_Val2_28_0_2_reg_3106          |   8|   0|    8|          0|
    |p_Val2_29_0_0_2_reg_3006        |   6|   0|    6|          0|
    |p_Val2_30_0_1_1_reg_3058        |   8|   0|    8|          0|
    |p_Val2_30_0_1_2_reg_3095        |   8|   0|    8|          0|
    |p_Val2_30_0_2_1_reg_3116        |   8|   0|    8|          0|
    |p_Val2_30_0_2_2_reg_3143        |   8|   0|    8|          0|
    |p_demorgan_reg_3160             |  16|   0|   16|          0|
    |p_reg_500                       |   3|   0|    3|          0|
    |p_v4_reg_2940                   |   5|   0|    5|          0|
    |p_v_reg_2870                    |   5|   0|    5|          0|
    |r_V_12_0_0_1_reg_2981           |  12|   0|   12|          0|
    |r_V_12_0_1_2_reg_3064           |  12|   0|   12|          0|
    |r_V_12_0_1_reg_3043             |  12|   0|   12|          0|
    |r_V_12_0_2_2_reg_3122           |  11|   0|   11|          0|
    |r_V_12_0_2_reg_3101             |  12|   0|   12|          0|
    |r_V_12_reg_2956                 |  12|   0|   12|          0|
    |row1_reg_557                    |   5|   0|    5|          0|
    |row_reg_523                     |   5|   0|    5|          0|
    |tmp_103_reg_2842                |   1|   0|    4|          3|
    |tmp_103_reg_2842_pp0_iter1_reg  |   1|   0|    4|          3|
    |tmp_104_reg_2847                |   1|   0|    4|          3|
    |tmp_104_reg_2847_pp0_iter1_reg  |   1|   0|    4|          3|
    |tmp_133_cast_cast1_reg_2837     |   1|   0|    1|          0|
    |tmp_146_reg_3084                |  13|   0|   13|          0|
    |tmp_164_cast_reg_2739           |   9|   0|   10|          1|
    |tmp_28_reg_3127                 |   7|   0|    7|          0|
    |tmp_293_reg_2822                |   1|   0|    1|          0|
    |tmp_293_reg_2822_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_298_reg_2966                |   1|   0|    1|          0|
    |tmp_304_reg_2991                |   1|   0|    1|          0|
    |tmp_315_reg_3053                |   1|   0|    1|          0|
    |tmp_325_reg_3074                |   1|   0|    1|          0|
    |tmp_330_reg_3111                |   1|   0|    1|          0|
    |tmp_340_reg_3132                |   1|   0|    1|          0|
    |tmp_346_reg_2852                |   1|   0|    1|          0|
    |tmp_347_reg_3154                |   1|   0|    5|          4|
    |tmp_68_mid2_v_reg_2860          |   5|   0|    5|          0|
    |tmp_71_0_2_mid1_reg_2877        |   5|   0|    5|          0|
    |tmp_71_0_s_reg_2865             |   5|   0|    5|          0|
    |tmp_83_0_0_2_reg_2919           |   5|   0|    5|          0|
    |tmp_86_0_0_1_reg_2750           |  12|   0|   12|          0|
    |tmp_86_0_0_2_cast_reg_2755      |   2|   0|   10|          8|
    |tmp_86_0_1_1_cast_reg_2765      |  11|   0|   11|          0|
    |tmp_86_0_1_2_reg_2770           |  12|   0|   12|          0|
    |tmp_86_0_1_reg_2760             |  12|   0|   12|          0|
    |tmp_86_0_2_1_reg_2780           |  12|   0|   12|          0|
    |tmp_86_0_2_2_cast_reg_2785      |  11|   0|   11|          0|
    |tmp_86_0_2_reg_2775             |  12|   0|   12|          0|
    |tmp_86_reg_2745                 |  12|   0|   12|          0|
    |tmp_mid2_v_reg_3174             |   5|   0|    5|          0|
    |exitcond_flatten_reg_2800       |  64|  32|    1|          0|
    |tmp_133_cast_cast1_reg_2837     |  64|  32|    1|          0|
    |tmp_346_reg_2852                |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 699|  96|  535|         25|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done             | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|input_0_V_address0  | out |    9|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce0       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_q0        |  in |    8|  ap_memory |   input_0_V  |     array    |
|input_0_V_address1  | out |    9|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce1       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_q1        |  in |    8|  ap_memory |   input_0_V  |     array    |
|input_1_V_address0  | out |    9|  ap_memory |   input_1_V  |     array    |
|input_1_V_ce0       | out |    1|  ap_memory |   input_1_V  |     array    |
|input_1_V_q0        |  in |    8|  ap_memory |   input_1_V  |     array    |
|input_1_V_address1  | out |    9|  ap_memory |   input_1_V  |     array    |
|input_1_V_ce1       | out |    1|  ap_memory |   input_1_V  |     array    |
|input_1_V_q1        |  in |    8|  ap_memory |   input_1_V  |     array    |
|output_V_address0   | out |   12|  ap_memory |   output_V   |     array    |
|output_V_ce0        | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0        | out |    2|  ap_memory |   output_V   |     array    |
|output_V_d0         | out |   16|  ap_memory |   output_V   |     array    |
|output_V_q0         |  in |   16|  ap_memory |   output_V   |     array    |
|output_V_address1   | out |   12|  ap_memory |   output_V   |     array    |
|output_V_ce1        | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we1        | out |    2|  ap_memory |   output_V   |     array    |
|output_V_d1         | out |   16|  ap_memory |   output_V   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

