vhdl xil_defaultlib  \
"../../../bd/DemoInterconnect/ipshared/21f8/src/serial2parallel.vhd" \
"../../../bd/DemoInterconnect/ipshared/21f8/src/parallel2serial.vhd" \
"../../../bd/DemoInterconnect/ipshared/21f8/hdl/interface_axi_master_v1_0_M00_AXI.vhd" \
"../../../bd/DemoInterconnect/ipshared/21f8/hdl/interface_axi_master_v1_0.vhd" \
"../../../bd/DemoInterconnect/ip/DemoInterconnect_interface_axi_master_0_0/sim/DemoInterconnect_interface_axi_master_0_0.vhd" \
"../../../bd/DemoInterconnect/ip/DemoInterconnect_interface_axi_master_0_1/sim/DemoInterconnect_interface_axi_master_0_1.vhd" \
"../../../bd/DemoInterconnect/ipshared/fa19/uart_rx.vhd" \
"../../../bd/DemoInterconnect/ipshared/fa19/uart_tx.vhd" \
"../../../bd/DemoInterconnect/ipshared/fa19/uart_top.vhd" \
"../../../bd/DemoInterconnect/ip/DemoInterconnect_uart_transceiver_0_0/sim/DemoInterconnect_uart_transceiver_0_0.vhd" \
"../../../bd/DemoInterconnect/ip/DemoInterconnect_uart_transceiver_0_1/sim/DemoInterconnect_uart_transceiver_0_1.vhd" \
"../../../bd/DemoInterconnect/ipshared/9e17/hdl/axi_spi_master_v1_0_S00_AXI.vhd" \
"../../../bd/DemoInterconnect/ipshared/9e17/hdl/axi_spi_master_v1_0.vhd" \
"../../../bd/DemoInterconnect/ipshared/9e17/src/SPI_Slave.vhd" \
"../../../bd/DemoInterconnect/ipshared/9e17/src/SPI_Master.vhd" \
"../../../bd/DemoInterconnect/ipshared/9e17/src/parallel2serial.vhd" \
"../../../bd/DemoInterconnect/ip/DemoInterconnect_axi_spi_master_0_0/sim/DemoInterconnect_axi_spi_master_0_0.vhd" \
"../../../bd/DemoInterconnect/ip/DemoInterconnect_axi_spi_master_0_1/sim/DemoInterconnect_axi_spi_master_0_1.vhd" \
"../../../bd/DemoInterconnect/ip/DemoInterconnect_axi_spi_master_1_0/sim/DemoInterconnect_axi_spi_master_1_0.vhd" \
"../../../bd/DemoInterconnect/ip/DemoInterconnect_axi_spi_master_1_1/sim/DemoInterconnect_axi_spi_master_1_1.vhd" \
"../../../bd/DemoInterconnect/ip/DemoInterconnect_mutex_0_0/sim/DemoInterconnect_mutex_0_0.vhd" \
"../../../bd/DemoInterconnect/sim/DemoInterconnect.vhd" \

nosort
