# CPU-Architecture

  Institution: San Jose State University<br />
  Course: CMPE 140 - Computer Architecture and Design<br />
  Prof. Harsh<br />
  Spring Semester 2024<br />

  Goal: Build a working pipelined CPU in System Verilog 
