[{"DBLP title": "Value-driven Synthesis for Neural Network ASICs.", "DBLP authors": ["Zhiyuan Yang", "Ankur Srivastava"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218634", "OA papers": [{"PaperId": "https://openalex.org/W2884046268", "PaperTitle": "Value-driven Synthesis for Neural Network ASICs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Zhiyuan Yang", "Ankur Srivastava"]}]}, {"DBLP title": "CLINK: Compact LSTM Inference Kernel for Energy Efficient Neurofeedback Devices.", "DBLP authors": ["Zhe Chen", "Andrew Howe", "Hugh T. Blair", "Jason Cong"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218637", "OA papers": [{"PaperId": "https://openalex.org/W2883052185", "PaperTitle": "CLINK", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Zhe Chen", "Andrew M. Howe", "Hugh T. Blair", "Jason Cong"]}]}, {"DBLP title": "Compact Convolution Mapping on Neuromorphic Hardware using Axonal Delay.", "DBLP authors": ["Jinseok Kim", "Yulhwa Kim", "Sungho Kim", "Jae-Joon Kim"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218639", "OA papers": [{"PaperId": "https://openalex.org/W2883226409", "PaperTitle": "Compact Convolution Mapping on Neuromorphic Hardware using Axonal Delay", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pohang University of Science and Technology": 3.0, "Samsung (South Korea)": 1.0}, "Authors": ["Jinseok Kim", "Yulhwa Kim", "Sung-Ho Kim", "Jae-Joon Kim"]}]}, {"DBLP title": "NNest: Early-Stage Design Space Exploration Tool for Neural Network Inference Accelerators.", "DBLP authors": ["Liu Ke", "Xin He", "Xuan Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218647", "OA papers": [{"PaperId": "https://openalex.org/W2883928845", "PaperTitle": "NNest", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Washington University in St. Louis": 3.0}, "Authors": ["Liu Ke", "Xin He", "X. Y. Zhang"]}]}, {"DBLP title": "Blacklist Core: Machine-Learning Based Dynamic Operating-Performance-Point Blacklisting for Mitigating Power-Management Security Attacks.", "DBLP authors": ["Sheng Zhang", "Adrian Tang", "Zhewei Jiang", "Simha Sethumadhavan", "Mingoo Seok"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218624", "OA papers": [{"PaperId": "https://openalex.org/W2882999662", "PaperTitle": "Blacklist Core", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Columbia University": 5.0}, "Authors": ["Sheng Zhang", "Adrian Tang", "Zhewei Jiang", "Simha Sethumadhavan", "Mingoo Seok"]}]}, {"DBLP title": "Threshold Defined Camouflaged Gates in 65nm Technology for Reverse Engineering Protection.", "DBLP authors": ["Anirudh Srikant Iyengar", "Deepak Vontela", "Ithihasa Reddy Nirmala", "Swaroop Ghosh", "Seyedhamidreza Motaman", "Jae-Won Jang"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218641", "OA papers": [{"PaperId": "https://openalex.org/W2883280695", "PaperTitle": "Threshold Defined Camouflaged Gates in 65nm Technology for Reverse Engineering Protection", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Pennsylvania State University": 4.0, "University of South Florida": 2.0}, "Authors": ["Anirudh Iyengar", "Deepakreddy Vontela", "Ithihasa Reddy", "Swaroop Ghosh", "Syedhamidreza Motaman", "Jae Eun Jang"]}]}, {"DBLP title": "Reliability and Uniformity Enhancement in 8T-SRAM based PUFs operating at NTC.", "DBLP authors": ["Pramesh Pandey", "Asmita Pal", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218642", "OA papers": [{"PaperId": "https://openalex.org/W2884687732", "PaperTitle": "Reliability and Uniformity Enhancement in 8T-SRAM based PUFs operating at NTC", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Pramesh Pandey", "Asmita Pal", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Efficient and Secure Group Key Management in IoT using Multistage Interconnected PUF.", "DBLP authors": ["Hongxiang Gu", "Miodrag Potkonjak"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218646", "OA papers": [{"PaperId": "https://openalex.org/W2883190183", "PaperTitle": "Efficient and Secure Group Key Management in IoT using Multistage Interconnected PUF", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Hongxiang Gu", "Miodrag Potkonjak"]}]}, {"DBLP title": "An Energy-Efficient High-Swing PAM-4 Voltage-Mode Transmitter.", "DBLP authors": ["Lejie Lu", "Yong Wang", "Hui Wu"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218651", "OA papers": [{"PaperId": "https://openalex.org/W2883260188", "PaperTitle": "An Energy-Efficient High-Swing PAM-4 Voltage-Mode Transmitter", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Rochester": 3.0}, "Authors": ["Lejie Lu", "Yong Wang", "Hui Wu"]}]}, {"DBLP title": "Energy-Efficient Dynamic Comparator with Active Inductor for Receiver of Memory Interfaces.", "DBLP authors": ["Jae-Whan Lee", "Joo-Hyung Chae", "Jihwan Park", "Hyunkyu Park", "Jaekwang Yun", "Suhwan Kim"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218620", "OA papers": [{"PaperId": "https://openalex.org/W2883233810", "PaperTitle": "Energy-Efficient Dynamic Comparator with Active Inductor for Receiver of Memory Interfaces", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 5.0, "SK Group (South Korea)": 1.0}, "Authors": ["Jae Sung Lee", "Joo-Hyung Chae", "Jihwan Park", "Hyun-Kyu Park", "Jaekwang Yun", "Suhwan Kim"]}]}, {"DBLP title": "4-Channel Push-Pull VCSEL Drivers for HDMI Active Optical Cable in 0.18-\u03bcm CMOS.", "DBLP authors": ["Jeongho Hwang", "Hong-Seok Choi", "Hyungrok Do", "Gyu-Seob Jeong", "Daehyun Koh", "Seong Ho Park", "Deog-Kyoon Jeong"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218629", "OA papers": [{"PaperId": "https://openalex.org/W2884432878", "PaperTitle": "4-Channel Push-Pull VCSEL Drivers for HDMI Active Optical Cable in 0.18-\u03bcm CMOS", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 7.0}, "Authors": ["Jeongho Hwang", "Hong Dae Choi", "Hyungrok Do", "Gyu-Seob Jeong", "Daehyun Koh", "Seong Ho Park", "Deog-Kyoon Jeong"]}]}, {"DBLP title": "RMAC: Runtime Configurable Floating Point Multiplier for Approximate Computing.", "DBLP authors": ["Mohsen Imani", "Ricardo Garcia", "Saransh Gupta", "Tajana Rosing"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218621", "OA papers": [{"PaperId": "https://openalex.org/W2884822385", "PaperTitle": "RMAC", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Mohsen Imani", "Ricardo Alexandrino Garcia", "Saransh Gupta", "Tajana Rosing"]}]}, {"DBLP title": "Designing Efficient Imprecise Adders using Multi-bit Approximate Building Blocks.", "DBLP authors": ["Sarvenaz Tajasob", "Morteza Rezaalipour", "Masoud Dehyadegari", "Mahdi Nazm Bojnordi"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218638", "OA papers": [{"PaperId": "https://openalex.org/W2884096145", "PaperTitle": "Designing Efficient Imprecise Adders using Multi-bit Approximate Building Blocks", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"K.N.Toosi University of Technology": 3.0, "University of Utah": 1.0}, "Authors": ["Sarvenaz Tajasob", "Morteza Rezaalipour", "Masoud Dehyadegari", "Mahdi Nazm Bojnordi"]}]}, {"DBLP title": "An Energy-Efficient, Yet Highly-Accurate, Approximate Non-Iterative Divider.", "DBLP authors": ["Marzieh Vaeztourshizi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218650", "OA papers": [{"PaperId": "https://openalex.org/W2883256837", "PaperTitle": "An Energy-Efficient, Yet Highly-Accurate, Approximate Non-Iterative Divider", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southern California": 2.0, "University of Tehran": 2.0}, "Authors": ["Marzieh Vaeztourshizi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Aggressive Slack Recycling via Transparent Pipelines.", "DBLP authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218623", "OA papers": [{"PaperId": "https://openalex.org/W2884041734", "PaperTitle": "Aggressive Slack Recycling via Transparent Pipelines", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"]}]}, {"DBLP title": "Pareto-Optimal Power- and Cache-Aware Task Mapping for Many-Cores with Distributed Shared Last-Level Cache.", "DBLP authors": ["Martin Rapp", "Anuj Pathania", "J\u00f6rg Henkel"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218630", "OA papers": [{"PaperId": "https://openalex.org/W2884645388", "PaperTitle": "Pareto-Optimal Power- and Cache-Aware Task Mapping for Many-Cores with Distributed Shared Last-Level Cache", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Martin Rapp", "Anuj Pathania", "Jorg Henkel"]}]}, {"DBLP title": "SPONGE: A Scalable Pivot-based On/Off Gating Engine for Reducing Static Power in NoC Routers.", "DBLP authors": ["Hossein Farrokhbakht", "Hadi Mardani Kamali", "Natalie D. Enright Jerger", "Shaahin Hessabi"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218635", "OA papers": [{"PaperId": "https://openalex.org/W2888787488", "PaperTitle": "SPONGE", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Sharif University of Technology": 2.0, "George Mason University": 1.0, "Department of Electrical and Computer Engineering, University of Toronto, Toronto, CA": 1.0}, "Authors": ["Hossein Farrokhbakht", "Hadi Mardani Kamali", "Natalie Enright Jerger", "Shaahin Hessabi"]}]}, {"DBLP title": "Taming the beast: Programming Peta-FLOP class Deep Learning Systems.", "DBLP authors": ["Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3241338", "OA papers": [{"PaperId": "https://openalex.org/W2889200227", "PaperTitle": "Taming the beast", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 5.0}, "Authors": ["Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"]}]}, {"DBLP title": "TrainWare: A Memory Optimized Weight Update Architecture for On-Device Convolutional Neural Network Training.", "DBLP authors": ["Seungkyu Choi", "Jaehyeong Sim", "Myeonggu Kang", "Lee-Sup Kim"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218625", "OA papers": [{"PaperId": "https://openalex.org/W2888885397", "PaperTitle": "TrainWare", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Seungkyu Choi", "Jaehyeong Sim", "Myeonggu Kang", "Lee-Sup Kim"]}]}, {"DBLP title": "AxTrain: Hardware-Oriented Neural Network Training for Approximate Inference.", "DBLP authors": ["Xin He", "Liu Ke", "Wenyan Lu", "Guihai Yan", "Xuan Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218643", "OA papers": [{"PaperId": "https://openalex.org/W2804268686", "PaperTitle": "AxTrain", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Washington University in St. Louis": 3.0, "Institute of Computing Technology": 1.0, "Chinese Academy of Sciences": 1.0}, "Authors": ["Xin He", "Liu Ke", "Wenyan Lu", "Yinhe Han", "X. Y. Zhang"]}]}, {"DBLP title": "Spin Orbit Torque Device based Stochastic Multi-bit Synapses for On-chip STDP Learning.", "DBLP authors": ["Gyuseong Kang", "Yunho Jang", "Jongsun Park"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218654", "OA papers": [{"PaperId": "https://openalex.org/W2889111951", "PaperTitle": "Spin Orbit Torque Device based Stochastic Multi-bit Synapses for On-chip STDP Learning", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea University": 3.0}, "Authors": ["Gyuseong Kang", "Yun-Ho Jang", "Jongsun Park"]}]}, {"DBLP title": "Enabling Intra-Plane Parallel Block Erase in NAND Flash to Alleviate the Impact of Garbage Collection.", "DBLP authors": ["Tyler Garrett", "Jun Yang", "Youtao Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218627", "OA papers": [{"PaperId": "https://openalex.org/W2889376568", "PaperTitle": "Enabling Intra-Plane Parallel Block Erase in NAND Flash to Alleviate the Impact of Garbage Collection", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Tyler Garrett", "Jun Yang", "Youtao Zhang"]}]}, {"DBLP title": "Enhancing the Energy Efficiency of Journaling File System via Exploiting Multi-Write Modes on MLC NVRAM.", "DBLP authors": ["Shuo-Han Chen", "Yuan-Hao Chang", "Tseng-Yi Chen", "Yu-Ming Chang", "Pei-Wen Hsiao", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218632", "OA papers": [{"PaperId": "https://openalex.org/W2889188682", "PaperTitle": "Enhancing the Energy Efficiency of Journaling File System via Exploiting Multi-Write Modes on MLC NVRAM", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Information Science, Academia Sinica": 3.0, "Tamkang University": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Shuo-Han Chen", "Yuan-Hao Chang", "Tseng-Yi Chen", "Pei-Wen Hsiao", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "Computing in memory with FeFETs.", "DBLP authors": ["Dayane Alfenas Reis", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218640", "OA papers": [{"PaperId": "https://openalex.org/W2889210320", "PaperTitle": "Computing in memory with FeFETs", "Year": 2018, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Notre Dame": 3.0}, "Authors": ["Dayane Reis", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Information Leakage Attacks on Emerging Non-Volatile Memory and Countermeasures.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218649", "OA papers": [{"PaperId": "https://openalex.org/W2889521801", "PaperTitle": "Information Leakage Attacks on Emerging Non-Volatile Memory and Countermeasures", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Mohammad Monirujjaman Khan", "Swaroop Ghosh"]}]}, {"DBLP title": "Load-Triggered Warp Approximation on GPU.", "DBLP authors": ["Zhenhong Liu", "Daniel Wong", "Nam Sung Kim"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218626", "OA papers": [{"PaperId": "https://openalex.org/W2888857701", "PaperTitle": "Load-Triggered Warp Approximation on GPU", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "University of California, Riverside": 1.0}, "Authors": ["Liu Zhenhong", "Daniel Fu Keung Wong", "Nam Kim"]}]}, {"DBLP title": "GAS: A Heterogeneous Memory Architecture for Graph Processing.", "DBLP authors": ["Minxuan Zhou", "Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218631", "OA papers": [{"PaperId": "https://openalex.org/W2889160891", "PaperTitle": "GAS", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Minxuan Zhou", "Mohsen Imani", "Saransh Gupta", "Tajana Rosing"]}]}, {"DBLP title": "ACE-GPU: Tackling Choke Point Induced Performance Bottlenecks in a Near-Threshold Computing GPU.", "DBLP authors": ["Tahmoures Shabanian", "Aatreyi Bal", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218644", "OA papers": [{"PaperId": "https://openalex.org/W2889400029", "PaperTitle": "ACE-GPU", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Utah State University": 5.0}, "Authors": ["Tahmoures Shabanian", "Aatreyi Bal", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "HomeRun: HW/SW Co-Design for Program Atomicity on Self-Powered Intermittent Systems.", "DBLP authors": ["Chih-Kai Kang", "Chun-Han Lin", "Pi-Cheng Hsiu", "Ming-Syan Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218633", "OA papers": [{"PaperId": "https://openalex.org/W2889270696", "PaperTitle": "HomeRun", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Research Center for Information Technology Innovation, Academia Sinica": 2.0, "National Taiwan University": 1.0, "National Taiwan Normal University": 1.0}, "Authors": ["Chih-Kai Kang", "Chun-Han Lin", "Pi-Cheng Hsiu", "Ming-Syan Chen"]}]}, {"DBLP title": "EcoMicro: A Miniature Self-Powered Inertial Sensor Node Based on Bluetooth Low Energy.", "DBLP authors": ["Cheng-Ting Lee", "Yun-Hao Liang", "Pai H. Chou", "Ali Heydari Gorji", "Seyede Mahya Safavi", "Wen-Chan Shih", "Wen-Tsuen Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218648", "OA papers": [{"PaperId": "https://openalex.org/W2888926859", "PaperTitle": "EcoMicro", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 3.0, "University of California, Irvine": 2.0, "Institute of Information Science, Academia Sinica": 2.0}, "Authors": ["Cheng-Ting Lee", "Yun Liang", "Pai H. Chou", "Ali Gorji", "Seyede Mahya Safavi", "Wen-Chan Shih", "Wen-Tsuen Chen"]}]}, {"DBLP title": "Dual Mode Ferroelectric Transistor based Non-Volatile Flip-Flops for Intermittently-Powered Systems.", "DBLP authors": ["Sandeep Krishna Thirumala", "Arnab Raha", "Hrishikesh Jayakumar", "Kaisheng Ma", "Narayanan Vijaykrishnan", "Vijay Raghunathan", "Sumeet Kumar Gupta"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218653", "OA papers": [{"PaperId": "https://openalex.org/W2889527112", "PaperTitle": "Dual Mode Ferroelectric Transistor based Non-Volatile Flip-Flops for Intermittently-Powered Systems", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University System": 2.0, "Intel (United States)": 1.0, "Qualcomm (United Kingdom)": 1.0, "Pennsylvania State University": 3.0}, "Authors": ["Sandeep Krishna Thirumala", "A. Raha", "Hrishikesh Jayakumar", "K. Ma", "V. Narayanan", "Varun Raghunathan", "Sanjeev Gupta"]}]}, {"DBLP title": "Multiple Combined Write-Read Peripheral Assists in 6T FinFET SRAMs for Low-VMIN IoT and Cognitive Applications.", "DBLP authors": ["Arijit Banerjee", "Sumanth Kamineni", "Benton H. Calhoun"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218628", "OA papers": [{"PaperId": "https://openalex.org/W2889181472", "PaperTitle": "Multiple Combined Write-Read Peripheral Assists in 6T FinFET SRAMs for Low-VMIN IoT and Cognitive Applications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Arijit Banerjee", "Sumanth Kamineni", "Benton H. Calhoun"]}]}, {"DBLP title": "Road to High-Performance 3D ICs: Performance Optimization Methodologies for Monolithic 3D ICs.", "DBLP authors": ["Kyungwook Chang", "Sai Pentapati", "Da Eun Shim", "Sung Kyu Lim"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218636", "OA papers": [{"PaperId": "https://openalex.org/W2889120648", "PaperTitle": "Road to High-Performance 3D ICs", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Kyungwook Chang", "Sai Pentapati", "Da Eun Shim", "Sung Kyu Lim"]}]}, {"DBLP title": "A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support.", "DBLP authors": ["Srivatsa Rangachar Srinivasa", "Akshay Krishna Ramanathan", "Xueqing Li", "Wei-Hao Chen", "Fu-Kuo Hsueh", "Chih-Chao Yang", "Chang-Hong Shen", "Jia-Min Shieh", "Sumeet Kumar Gupta", "Meng-Fan Marvin Chang", "Swaroop Ghosh", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218645", "OA papers": [{"PaperId": "https://openalex.org/W2889390790", "PaperTitle": "A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Pennsylvania State University": 6.0, "National Tsing Hua University": 2.0, "National Applied Research Laboratories": 4.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Srivatsa Srinivasa", "Akshay Krishna Ramanathan", "Xueqing Li", "Wei-Hao Chen", "Fu-Kuo Hsueh", "Chih-Chao Yang", "Chang-Hong Shen", "Jia-Min Shieh", "Sumeet Gupta", "Meng-Fan Chang", "Swaroop Ghosh", "Jack Sampson", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "App-Oriented Thermal Management of Mobile Devices.", "DBLP authors": ["Jihoon Park", "Seokjun Lee", "Hojung Cha"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218622", "OA papers": [{"PaperId": "https://openalex.org/W2888863282", "PaperTitle": "App-Oriented Thermal Management of Mobile Devices", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Jihoon Park", "Seokjun Lee", "Hojung Cha"]}]}, {"DBLP title": "DiReCt: Resource-Aware Dynamic Model Reconfiguration for Convolutional Neural Network in Mobile Systems.", "DBLP authors": ["Zirui Xu", "Zhuwei Qin", "Fuxun Yu", "Chenchen Liu", "Xiang Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218652", "OA papers": [{"PaperId": "https://openalex.org/W2889185260", "PaperTitle": "DiReCt", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"George Mason University": 4.0, "Clarkson University": 1.0}, "Authors": ["Zirui Xu", "Zhuwei Qin", "Fuxun Yu", "Chenchen Liu", "Xiang Chen"]}]}, {"DBLP title": "A Low-power 4096x2160@30fps H.265/HEVC Video Encoder for Smart Video Surveillance.", "DBLP authors": ["Ke Xu", "Yu Li", "Bo Huang", "Xiangkai Liu", "Hong Wang", "Zhuoyan Wu", "Zhanpeng Yan", "Xueying Tu", "Tongqing Wu", "Daibing Zeng"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218604", "OA papers": [{"PaperId": "https://openalex.org/W2893630395", "PaperTitle": "A Low-power 4096x2160@30fps H.265/HEVC Video Encoder for Smart Video Surveillance", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ZTE Microelectronics Research Institute, China and State Key Laboratory of Mobile Network and Mobile Multimedia Technology, China": 1.0, "Institute of Microelectronics": 9.0}, "Authors": ["Ke Xu", "Yu You Li", "Bo Huang", "Xiangkai Liu", "Hong Wang", "Zhuo-Yan Wu", "Zhanpeng Yan", "Xueying Tu", "Tongqing Wu", "Daibing Zeng"]}]}, {"DBLP title": "Breaking POps/J Barrier with Analog Multiplier Circuits Based on Nonvolatile Memories.", "DBLP authors": ["Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218613", "OA papers": [{"PaperId": "https://openalex.org/W2889541241", "PaperTitle": "Breaking POps/J Barrier with Analog Multiplier Circuits Based on Nonvolatile Memories", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Mehdi Mahmoodi", "Dmitri B. Strukov"]}]}, {"DBLP title": "Efficient Image Sensor Subsampling for DNN-Based Image Classification.", "DBLP authors": ["Jia Guo", "Hongxiang Gu", "Miodrag Potkonjak"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218618", "OA papers": [{"PaperId": "https://openalex.org/W2887996959", "PaperTitle": "Efficient Image Sensor Subsampling for DNN-Based Image Classification", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Computer Science Department, University of California Los Angeles.": 3.0}, "Authors": ["Jia Guo", "Hongxiang Gu", "Miodrag Potkonjak"]}]}, {"DBLP title": "Input-Splitting of Large Neural Networks for Power-Efficient Accelerator with Resistive Crossbar Memory Array.", "DBLP authors": ["Yulhwa Kim", "Hyungjun Kim", "Daehyun Ahn", "Jae-Joon Kim"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218605", "OA papers": [{"PaperId": "https://openalex.org/W2889005033", "PaperTitle": "Input-Splitting of Large Neural Networks for Power-Efficient Accelerator with Resistive Crossbar Memory Array", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Pohang University of Science and Technology": 4.0}, "Authors": ["Yulhwa Kim", "Hyungjun Kim", "Daehyun Ahn", "Jae-Joon Kim"]}]}, {"DBLP title": "Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays.", "DBLP authors": ["Artem Aleksandrovich Andreev", "Fulya Kaplan", "Marina Zapater", "Ayse K. Coskun", "David Atienza"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218606", "OA papers": [{"PaperId": "https://openalex.org/W2883146944", "PaperTitle": "Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Embedded Systems Laboratory (ESL), EPFL, Switzerland": 3.0, "Boston University": 2.0}, "Authors": ["Artem Aleksandrovich Andreev", "Fulya Kaplan", "Marina Zapater", "Ayse K. Coskun", "David Atienza"]}]}, {"DBLP title": "Multi-Pattern Active Cell Balancing Architecture and Equalization Strategy for Battery Packs.", "DBLP authors": ["Swaminathan Narayanaswamy", "Sangyoung Park", "Sebastian Steinhorst", "Samarjit Chakraborty"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218607", "OA papers": [{"PaperId": "https://openalex.org/W2889229125", "PaperTitle": "Multi-Pattern Active Cell Balancing Architecture and Equalization Strategy for Battery Packs", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["Swaminathan Narayanaswamy", "Sang Young Park", "Sebastian Steinhorst", "Samarjit Chakraborty"]}]}, {"DBLP title": "Intrinsic and Database-free Watermarking in ICs by Exploiting Process and Design Dependent Variability in Metal-Oxide-Metal Capacitances.", "DBLP authors": ["Ahish Shylendra", "Swarup Bhunia", "Amit Ranjan Trivedi"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218608", "OA papers": [{"PaperId": "https://openalex.org/W2889112470", "PaperTitle": "Intrinsic and Database-free Watermarking in ICs by Exploiting Process and Design Dependent Variability in Metal-Oxide-Metal Capacitances", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois at Chicago": 2.0, "University of Florida": 1.0}, "Authors": ["Ahish Shylendra", "Swarup Bhunia", "Amit Ranjan Trivedi"]}]}, {"DBLP title": "Scheduling of Hybrid Battery-Supercapacitor Control Instructions for Longevity in Systems with Power Gating.", "DBLP authors": ["Sumanta Pyne"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218609", "OA papers": [{"PaperId": "https://openalex.org/W2888888399", "PaperTitle": "Scheduling of Hybrid Battery-Supercapacitor Control Instructions for Longevity in Systems with Power Gating", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Institute of Technology Rourkela": 1.0}, "Authors": ["Sumanta Pyne"]}]}, {"DBLP title": "Better-Than-Worst-Case Design Methodology for a Compact Integrated Switched-Capacitor DC-DC Converter.", "DBLP authors": ["Dongkwun Kim", "Mingoo Seok"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218610", "OA papers": [{"PaperId": "https://openalex.org/W2889254771", "PaperTitle": "Better-Than-Worst-Case Design Methodology for a Compact Integrated Switched-Capacitor DC-DC Converter", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Dongkwun Kim", "Mingoo Seok"]}]}, {"DBLP title": "Dynamic Bit-width Reconfiguration for Energy-Efficient Deep Learning Hardware.", "DBLP authors": ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218611", "OA papers": [{"PaperId": "https://openalex.org/W2888842187", "PaperTitle": "Dynamic Bit-width Reconfiguration for Energy-Efficient Deep Learning Hardware", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Deploying Customized Data Representation and Approximate Computing in Machine Learning Applications.", "DBLP authors": ["Mahdi Nazemi", "Massoud Pedram"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218612", "OA papers": [{"PaperId": "https://openalex.org/W2962929233", "PaperTitle": "Deploying Customized Data Representation and Approximate Computing in Machine Learning Applications", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 1.0, "Southern California University for Professional Studies": 1.0}, "Authors": ["Mahdi Nazemi", "Massoud Pedram"]}]}, {"DBLP title": "Battery-Aware Energy Model of Drone Delivery Tasks.", "DBLP authors": ["Donkyu Baek", "Yukai Chen", "Alberto Bocca", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218614", "OA papers": [{"PaperId": "https://openalex.org/W2889370858", "PaperTitle": "Battery-Aware Energy Model of Drone Delivery Tasks", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Polytechnic University of Turin": 6.0}, "Authors": ["Donkyu Baek", "Yukai Chen", "Alberto Bocca", "Alberto Macii", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "A Fully Onchip Binarized Convolutional Neural Network FPGA Impelmentation with Accurate Inference.", "DBLP authors": ["Li Yang", "Zhezhi He", "Deliang Fan"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218615", "OA papers": [{"PaperId": "https://openalex.org/W2889111331", "PaperTitle": "A Fully Onchip Binarized Convolutional Neural Network FPGA Impelmentation with Accurate Inference", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Department of Electrical and Computer Engineering, Orlando, Florida": 3.0}, "Authors": ["Li Yang", "Zhezhi He", "Deliang Fan"]}]}, {"DBLP title": "In-situ Stochastic Training of MTJ Crossbar based Neural Networks.", "DBLP authors": ["Ankit Mondal", "Ankur Srivastava"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218616", "OA papers": [{"PaperId": "https://openalex.org/W2810376858", "PaperTitle": "In-situ Stochastic Training of MTJ Crossbar based Neural Networks", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Ankit Mondal", "Ankur Srivastava"]}]}, {"DBLP title": "Variation-Aware Pipelined Cores through Path Shaping and Dynamic Cycle Adjustment: Case Study on a Floating-Point Unit.", "DBLP authors": ["Ioannis Tsiokanos", "Lev Mukhanov", "Dimitrios S. Nikolopoulos", "Georgios Karakonstantis"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218617", "OA papers": [{"PaperId": "https://openalex.org/W2889288618", "PaperTitle": "Variation-Aware Pipelined Cores through Path Shaping and Dynamic Cycle Adjustment", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Queen's University Belfast": 4.0}, "Authors": ["Ioannis Tsiokanos", "Lev Mukhanov", "Dimitrios S. Nikolopoulos", "Georgios Karakonstantis"]}]}, {"DBLP title": "A 2.6 mW Single-Ended Positive Feedback LNA for 5G Applications.", "DBLP authors": ["Sana Arshad", "Azam Beg", "Rashad Ramzan"], "year": 2018, "doi": "https://doi.org/10.1145/3218603.3218619", "OA papers": [{"PaperId": "https://openalex.org/W2889125657", "PaperTitle": "A 2.6 mW Single-Ended Positive Feedback LNA for 5G Applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NED University of Engineering and Technology": 1.0, "United Arab Emirates University": 2.0}, "Authors": ["Sana Arshad", "Azam Beg", "Rashad Ramzan"]}]}]