{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 18:01:55 2015 " "Info: Processing started: Thu Dec 17 18:01:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register controlUnit:CU\|state.decode register dataPath:DP\|memRAM:part2\|Q\[6\] 132.91 MHz 7.524 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 132.91 MHz between source register \"controlUnit:CU\|state.decode\" and destination register \"dataPath:DP\|memRAM:part2\|Q\[6\]\" (period= 7.524 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.284 ns + Longest register register " "Info: + Longest register to register delay is 7.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:CU\|state.decode 1 REG LCFF_X26_Y25_N17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y25_N17; Fanout = 14; REG Node = 'controlUnit:CU\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:CU|state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.545 ns) 0.953 ns dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[2\]~1 2 COMB LCCOMB_X26_Y25_N22 79 " "Info: 2: + IC(0.408 ns) + CELL(0.545 ns) = 0.953 ns; Loc. = LCCOMB_X26_Y25_N22; Fanout = 79; COMB Node = 'dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[2\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { controlUnit:CU|state.decode dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 } "NODE_NAME" } } { "../dataPath/multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.544 ns) 3.532 ns dataPath:DP\|memRAM:part2\|Mux1~10 3 COMB LCCOMB_X34_Y25_N2 1 " "Info: 3: + IC(2.035 ns) + CELL(0.544 ns) = 3.532 ns; Loc. = LCCOMB_X34_Y25_N2; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 dataPath:DP|memRAM:part2|Mux1~10 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.178 ns) 5.070 ns dataPath:DP\|memRAM:part2\|Mux1~11 4 COMB LCCOMB_X33_Y25_N16 1 " "Info: 4: + IC(1.360 ns) + CELL(0.178 ns) = 5.070 ns; Loc. = LCCOMB_X33_Y25_N16; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { dataPath:DP|memRAM:part2|Mux1~10 dataPath:DP|memRAM:part2|Mux1~11 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.322 ns) 6.566 ns dataPath:DP\|memRAM:part2\|Mux1~19 5 COMB LCCOMB_X31_Y23_N24 1 " "Info: 5: + IC(1.174 ns) + CELL(0.322 ns) = 6.566 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux1~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { dataPath:DP|memRAM:part2|Mux1~11 dataPath:DP|memRAM:part2|Mux1~19 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.319 ns) 7.188 ns dataPath:DP\|memRAM:part2\|Mux1~20 6 COMB LCCOMB_X31_Y23_N10 1 " "Info: 6: + IC(0.303 ns) + CELL(0.319 ns) = 7.188 ns; Loc. = LCCOMB_X31_Y23_N10; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux1~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { dataPath:DP|memRAM:part2|Mux1~19 dataPath:DP|memRAM:part2|Mux1~20 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.284 ns dataPath:DP\|memRAM:part2\|Q\[6\] 7 REG LCFF_X31_Y23_N11 4 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 7.284 ns; Loc. = LCFF_X31_Y23_N11; Fanout = 4; REG Node = 'dataPath:DP\|memRAM:part2\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:DP|memRAM:part2|Mux1~20 dataPath:DP|memRAM:part2|Q[6] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.004 ns ( 27.51 % ) " "Info: Total cell delay = 2.004 ns ( 27.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.280 ns ( 72.49 % ) " "Info: Total interconnect delay = 5.280 ns ( 72.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.284 ns" { controlUnit:CU|state.decode dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 dataPath:DP|memRAM:part2|Mux1~10 dataPath:DP|memRAM:part2|Mux1~11 dataPath:DP|memRAM:part2|Mux1~19 dataPath:DP|memRAM:part2|Mux1~20 dataPath:DP|memRAM:part2|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.284 ns" { controlUnit:CU|state.decode {} dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 {} dataPath:DP|memRAM:part2|Mux1~10 {} dataPath:DP|memRAM:part2|Mux1~11 {} dataPath:DP|memRAM:part2|Mux1~19 {} dataPath:DP|memRAM:part2|Mux1~20 {} dataPath:DP|memRAM:part2|Q[6] {} } { 0.000ns 0.408ns 2.035ns 1.360ns 1.174ns 0.303ns 0.000ns } { 0.000ns 0.545ns 0.544ns 0.178ns 0.322ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.856 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns dataPath:DP\|memRAM:part2\|Q\[6\] 3 REG LCFF_X31_Y23_N11 4 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X31_Y23_N11; Fanout = 4; REG Node = 'dataPath:DP\|memRAM:part2\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { Clock~clkctrl dataPath:DP|memRAM:part2|Q[6] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns controlUnit:CU\|state.decode 3 REG LCFF_X26_Y25_N17 14 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X26_Y25_N17; Fanout = 14; REG Node = 'controlUnit:CU\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { Clock~clkctrl controlUnit:CU|state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Clock Clock~clkctrl controlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.decode {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Clock Clock~clkctrl controlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.decode {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.284 ns" { controlUnit:CU|state.decode dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 dataPath:DP|memRAM:part2|Mux1~10 dataPath:DP|memRAM:part2|Mux1~11 dataPath:DP|memRAM:part2|Mux1~19 dataPath:DP|memRAM:part2|Mux1~20 dataPath:DP|memRAM:part2|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.284 ns" { controlUnit:CU|state.decode {} dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 {} dataPath:DP|memRAM:part2|Mux1~10 {} dataPath:DP|memRAM:part2|Mux1~11 {} dataPath:DP|memRAM:part2|Mux1~19 {} dataPath:DP|memRAM:part2|Mux1~20 {} dataPath:DP|memRAM:part2|Q[6] {} } { 0.000ns 0.408ns 2.035ns 1.360ns 1.174ns 0.303ns 0.000ns } { 0.000ns 0.545ns 0.544ns 0.178ns 0.322ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Clock Clock~clkctrl controlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.decode {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[2\] In Clock 9.255 ns register " "Info: tsu for register \"dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[2\]\" (data pin = \"In\", clock pin = \"Clock\") is 9.255 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.153 ns + Longest pin register " "Info: + Longest pin to register delay is 12.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns In 1 PIN PIN_U13 49 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_U13; Fanout = 49; PIN Node = 'In'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { In } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.778 ns) + CELL(0.278 ns) 8.899 ns dataPath:DP\|memRAM:part2\|REGISTER~44 2 COMB LCCOMB_X23_Y24_N28 15 " "Info: 2: + IC(7.778 ns) + CELL(0.278 ns) = 8.899 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 15; COMB Node = 'dataPath:DP\|memRAM:part2\|REGISTER~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.056 ns" { In dataPath:DP|memRAM:part2|REGISTER~44 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.841 ns) + CELL(0.413 ns) 12.153 ns dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[2\] 3 REG LCFF_X31_Y24_N17 1 " "Info: 3: + IC(2.841 ns) + CELL(0.413 ns) = 12.153 ns; Loc. = LCFF_X31_Y24_N17; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { dataPath:DP|memRAM:part2|REGISTER~44 dataPath:DP|memRAM:part2|REGISTER[3][2] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 12.62 % ) " "Info: Total cell delay = 1.534 ns ( 12.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.619 ns ( 87.38 % ) " "Info: Total interconnect delay = 10.619 ns ( 87.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.153 ns" { In dataPath:DP|memRAM:part2|REGISTER~44 dataPath:DP|memRAM:part2|REGISTER[3][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.153 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~44 {} dataPath:DP|memRAM:part2|REGISTER[3][2] {} } { 0.000ns 0.000ns 7.778ns 2.841ns } { 0.000ns 0.843ns 0.278ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.860 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[2\] 3 REG LCFF_X31_Y24_N17 1 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X31_Y24_N17; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[3][2] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[3][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[3][2] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.153 ns" { In dataPath:DP|memRAM:part2|REGISTER~44 dataPath:DP|memRAM:part2|REGISTER[3][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.153 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~44 {} dataPath:DP|memRAM:part2|REGISTER[3][2] {} } { 0.000ns 0.000ns 7.778ns 2.841ns } { 0.000ns 0.843ns 0.278ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[3][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[3][2] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Output\[6\] dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\] 9.902 ns register " "Info: tco from clock \"Clock\" to destination pin \"Output\[6\]\" through register \"dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\]\" is 9.902 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.855 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\] 3 REG LCFF_X21_Y23_N3 19 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X21_Y23_N3; Fanout = 19; REG Node = 'dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clock~clkctrl dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.770 ns + Longest register pin " "Info: + Longest register to pin delay is 6.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\] 1 REG LCFF_X21_Y23_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N3; Fanout = 19; REG Node = 'dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.930 ns) + CELL(2.840 ns) 6.770 ns Output\[6\] 2 PIN PIN_J22 0 " "Info: 2: + IC(3.930 ns) + CELL(2.840 ns) = 6.770 ns; Loc. = PIN_J22; Fanout = 0; PIN Node = 'Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.770 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] Output[6] } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 41.95 % ) " "Info: Total cell delay = 2.840 ns ( 41.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.930 ns ( 58.05 % ) " "Info: Total interconnect delay = 3.930 ns ( 58.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.770 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.770 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] {} Output[6] {} } { 0.000ns 3.930ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.770 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.770 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] {} Output[6] {} } { 0.000ns 3.930ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlUnit:CU\|state.Input Enter Clock -3.693 ns register " "Info: th for register \"controlUnit:CU\|state.Input\" (data pin = \"Enter\", clock pin = \"Clock\") is -3.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns controlUnit:CU\|state.Input 3 REG LCFF_X23_Y23_N1 12 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X23_Y23_N1; Fanout = 12; REG Node = 'controlUnit:CU\|state.Input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clock~clkctrl controlUnit:CU|state.Input } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl controlUnit:CU|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.Input {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.834 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Enter 1 PIN PIN_G20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_G20; Fanout = 2; PIN Node = 'Enter'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enter } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.706 ns) + CELL(0.178 ns) 6.738 ns controlUnit:CU\|Selector2~0 2 COMB LCCOMB_X23_Y23_N0 1 " "Info: 2: + IC(5.706 ns) + CELL(0.178 ns) = 6.738 ns; Loc. = LCCOMB_X23_Y23_N0; Fanout = 1; COMB Node = 'controlUnit:CU\|Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.884 ns" { Enter controlUnit:CU|Selector2~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.834 ns controlUnit:CU\|state.Input 3 REG LCFF_X23_Y23_N1 12 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.834 ns; Loc. = LCFF_X23_Y23_N1; Fanout = 12; REG Node = 'controlUnit:CU\|state.Input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlUnit:CU|Selector2~0 controlUnit:CU|state.Input } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.128 ns ( 16.51 % ) " "Info: Total cell delay = 1.128 ns ( 16.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.706 ns ( 83.49 % ) " "Info: Total interconnect delay = 5.706 ns ( 83.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { Enter controlUnit:CU|Selector2~0 controlUnit:CU|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { Enter {} Enter~combout {} controlUnit:CU|Selector2~0 {} controlUnit:CU|state.Input {} } { 0.000ns 0.000ns 5.706ns 0.000ns } { 0.000ns 0.854ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl controlUnit:CU|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.Input {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { Enter controlUnit:CU|Selector2~0 controlUnit:CU|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { Enter {} Enter~combout {} controlUnit:CU|Selector2~0 {} controlUnit:CU|state.Input {} } { 0.000ns 0.000ns 5.706ns 0.000ns } { 0.000ns 0.854ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 18:01:55 2015 " "Info: Processing ended: Thu Dec 17 18:01:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
