
PWM_open103V.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025b8  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800279c  0800279c  0001279c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027c0  080027c0  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080027c0  080027c0  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027c0  080027c0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027c0  080027c0  000127c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027c4  080027c4  000127c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080027c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000005c  20000004  080027cc  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000060  080027cc  00020060  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d900  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001bd9  00000000  00000000  0002d92d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000848  00000000  00000000  0002f508  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000780  00000000  00000000  0002fd50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00011268  00000000  00000000  000304d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000088af  00000000  00000000  00041738  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00065a07  00000000  00000000  00049fe7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000af9ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002148  00000000  00000000  000afa6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000004 	.word	0x20000004
 8000200:	00000000 	.word	0x00000000
 8000204:	08002784 	.word	0x08002784

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000008 	.word	0x20000008
 8000220:	08002784 	.word	0x08002784

08000224 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000224:	b480      	push	{r7}
 8000226:	b083      	sub	sp, #12
 8000228:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800022a:	4b08      	ldr	r3, [pc, #32]	; (800024c <MX_GPIO_Init+0x28>)
 800022c:	699b      	ldr	r3, [r3, #24]
 800022e:	4a07      	ldr	r2, [pc, #28]	; (800024c <MX_GPIO_Init+0x28>)
 8000230:	f043 0320 	orr.w	r3, r3, #32
 8000234:	6193      	str	r3, [r2, #24]
 8000236:	4b05      	ldr	r3, [pc, #20]	; (800024c <MX_GPIO_Init+0x28>)
 8000238:	699b      	ldr	r3, [r3, #24]
 800023a:	f003 0320 	and.w	r3, r3, #32
 800023e:	607b      	str	r3, [r7, #4]
 8000240:	687b      	ldr	r3, [r7, #4]

}
 8000242:	bf00      	nop
 8000244:	370c      	adds	r7, #12
 8000246:	46bd      	mov	sp, r7
 8000248:	bc80      	pop	{r7}
 800024a:	4770      	bx	lr
 800024c:	40021000 	.word	0x40021000

08000250 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int pwm_value = 0;
 8000256:	2300      	movs	r3, #0
 8000258:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800025a:	f000 f9b9 	bl	80005d0 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800025e:	f000 f825 	bl	80002ac <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000262:	f7ff ffdf 	bl	8000224 <MX_GPIO_Init>
  SystemClock_Config();
 8000266:	f000 f821 	bl	80002ac <SystemClock_Config>
  MX_TIM4_Init();
 800026a:	f000 f90d 	bl	8000488 <MX_TIM4_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800026e:	2100      	movs	r1, #0
 8000270:	480d      	ldr	r0, [pc, #52]	; (80002a8 <main+0x58>)
 8000272:	f001 fec9 	bl	8002008 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(100);
 8000276:	2064      	movs	r0, #100	; 0x64
 8000278:	f000 f9f4 	bl	8000664 <HAL_Delay>
	  if(pwm_value == 0)	step = 100;
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2b00      	cmp	r3, #0
 8000280:	d101      	bne.n	8000286 <main+0x36>
 8000282:	2364      	movs	r3, #100	; 0x64
 8000284:	603b      	str	r3, [r7, #0]
	  if(pwm_value == 2000)	step = -100;
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800028c:	d102      	bne.n	8000294 <main+0x44>
 800028e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8000292:	603b      	str	r3, [r7, #0]
	  pwm_value += step;
 8000294:	687a      	ldr	r2, [r7, #4]
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	4413      	add	r3, r2
 800029a:	607b      	str	r3, [r7, #4]
	  user_pwm_setvalue(pwm_value);
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	b29b      	uxth	r3, r3
 80002a0:	4618      	mov	r0, r3
 80002a2:	f000 f841 	bl	8000328 <user_pwm_setvalue>
	  HAL_Delay(100);
 80002a6:	e7e6      	b.n	8000276 <main+0x26>
 80002a8:	20000024 	.word	0x20000024

080002ac <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b090      	sub	sp, #64	; 0x40
 80002b0:	af00      	add	r7, sp, #0

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002b2:	2302      	movs	r3, #2
 80002b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b6:	2301      	movs	r3, #1
 80002b8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80002ba:	2310      	movs	r3, #16
 80002bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002be:	2302      	movs	r3, #2
 80002c0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002c2:	2300      	movs	r3, #0
 80002c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002c6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80002cc:	f107 0318 	add.w	r3, r7, #24
 80002d0:	4618      	mov	r0, r3
 80002d2:	f000 fc57 	bl	8000b84 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d6:	230f      	movs	r3, #15
 80002d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002da:	2302      	movs	r3, #2
 80002dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002de:	2300      	movs	r3, #0
 80002e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e2:	2300      	movs	r3, #0
 80002e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e6:	2300      	movs	r3, #0
 80002e8:	617b      	str	r3, [r7, #20]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	2101      	movs	r1, #1
 80002ee:	4618      	mov	r0, r3
 80002f0:	f001 fb36 	bl	8001960 <HAL_RCC_ClockConfig>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80002f4:	f001 fe34 	bl	8001f60 <HAL_RCC_GetHCLKFreq>
 80002f8:	4602      	mov	r2, r0
 80002fa:	4b0a      	ldr	r3, [pc, #40]	; (8000324 <SystemClock_Config+0x78>)
 80002fc:	fba3 2302 	umull	r2, r3, r3, r2
 8000300:	099b      	lsrs	r3, r3, #6
 8000302:	4618      	mov	r0, r3
 8000304:	f000 fa9b 	bl	800083e <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000308:	2004      	movs	r0, #4
 800030a:	f000 faa5 	bl	8000858 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800030e:	2200      	movs	r2, #0
 8000310:	2100      	movs	r1, #0
 8000312:	f04f 30ff 	mov.w	r0, #4294967295
 8000316:	f000 fa76 	bl	8000806 <HAL_NVIC_SetPriority>
}
 800031a:	bf00      	nop
 800031c:	3740      	adds	r7, #64	; 0x40
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	10624dd3 	.word	0x10624dd3

08000328 <user_pwm_setvalue>:

/* USER CODE BEGIN 4 */
void user_pwm_setvalue(uint16_t value)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b08c      	sub	sp, #48	; 0x30
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	80fb      	strh	r3, [r7, #6]
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;

	htim4.Instance = TIM4;
 8000332:	4b1a      	ldr	r3, [pc, #104]	; (800039c <user_pwm_setvalue+0x74>)
 8000334:	4a1a      	ldr	r2, [pc, #104]	; (80003a0 <user_pwm_setvalue+0x78>)
 8000336:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 540-1;
 8000338:	4b18      	ldr	r3, [pc, #96]	; (800039c <user_pwm_setvalue+0x74>)
 800033a:	f240 221b 	movw	r2, #539	; 0x21b
 800033e:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000340:	4b16      	ldr	r3, [pc, #88]	; (800039c <user_pwm_setvalue+0x74>)
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 2000-1;
 8000346:	4b15      	ldr	r3, [pc, #84]	; (800039c <user_pwm_setvalue+0x74>)
 8000348:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800034c:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800034e:	4b13      	ldr	r3, [pc, #76]	; (800039c <user_pwm_setvalue+0x74>)
 8000350:	2200      	movs	r2, #0
 8000352:	611a      	str	r2, [r3, #16]
	HAL_TIM_PWM_Init(&htim4);
 8000354:	4811      	ldr	r0, [pc, #68]	; (800039c <user_pwm_setvalue+0x74>)
 8000356:	f001 fe2b 	bl	8001fb0 <HAL_TIM_PWM_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800035a:	2300      	movs	r3, #0
 800035c:	62bb      	str	r3, [r7, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800035e:	2300      	movs	r3, #0
 8000360:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8000362:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000366:	4619      	mov	r1, r3
 8000368:	480c      	ldr	r0, [pc, #48]	; (800039c <user_pwm_setvalue+0x74>)
 800036a:	f002 f9a3 	bl	80026b4 <HAL_TIMEx_MasterConfigSynchronization>

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800036e:	2360      	movs	r3, #96	; 0x60
 8000370:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse = value;											// pwm pulse 폭 결정
 8000372:	88fb      	ldrh	r3, [r7, #6]
 8000374:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000376:	2300      	movs	r3, #0
 8000378:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800037a:	2300      	movs	r3, #0
 800037c:	61fb      	str	r3, [r7, #28]
	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 800037e:	f107 030c 	add.w	r3, r7, #12
 8000382:	2200      	movs	r2, #0
 8000384:	4619      	mov	r1, r3
 8000386:	4805      	ldr	r0, [pc, #20]	; (800039c <user_pwm_setvalue+0x74>)
 8000388:	f001 fe72 	bl	8002070 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800038c:	2100      	movs	r1, #0
 800038e:	4803      	ldr	r0, [pc, #12]	; (800039c <user_pwm_setvalue+0x74>)
 8000390:	f001 fe3a 	bl	8002008 <HAL_TIM_PWM_Start>
}
 8000394:	bf00      	nop
 8000396:	3730      	adds	r7, #48	; 0x30
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	20000024 	.word	0x20000024
 80003a0:	40000800 	.word	0x40000800

080003a4 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003aa:	4b18      	ldr	r3, [pc, #96]	; (800040c <HAL_MspInit+0x68>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	4a17      	ldr	r2, [pc, #92]	; (800040c <HAL_MspInit+0x68>)
 80003b0:	f043 0301 	orr.w	r3, r3, #1
 80003b4:	6193      	str	r3, [r2, #24]
 80003b6:	4b15      	ldr	r3, [pc, #84]	; (800040c <HAL_MspInit+0x68>)
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	f003 0301 	and.w	r3, r3, #1
 80003be:	607b      	str	r3, [r7, #4]
 80003c0:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003c2:	2003      	movs	r0, #3
 80003c4:	f000 fa14 	bl	80007f0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80003c8:	2200      	movs	r2, #0
 80003ca:	2100      	movs	r1, #0
 80003cc:	f06f 000b 	mvn.w	r0, #11
 80003d0:	f000 fa19 	bl	8000806 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80003d4:	2200      	movs	r2, #0
 80003d6:	2100      	movs	r1, #0
 80003d8:	f06f 000a 	mvn.w	r0, #10
 80003dc:	f000 fa13 	bl	8000806 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2100      	movs	r1, #0
 80003e4:	f06f 0009 	mvn.w	r0, #9
 80003e8:	f000 fa0d 	bl	8000806 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80003ec:	2200      	movs	r2, #0
 80003ee:	2100      	movs	r1, #0
 80003f0:	f06f 0003 	mvn.w	r0, #3
 80003f4:	f000 fa07 	bl	8000806 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80003f8:	2200      	movs	r2, #0
 80003fa:	2100      	movs	r1, #0
 80003fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000400:	f000 fa01 	bl	8000806 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000404:	bf00      	nop
 8000406:	3708      	adds	r7, #8
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	40021000 	.word	0x40021000

08000410 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000414:	f000 f90e 	bl	8000634 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8000418:	f000 fa3a 	bl	8000890 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800041c:	bf00      	nop
 800041e:	bd80      	pop	{r7, pc}

08000420 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000424:	4b15      	ldr	r3, [pc, #84]	; (800047c <SystemInit+0x5c>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a14      	ldr	r2, [pc, #80]	; (800047c <SystemInit+0x5c>)
 800042a:	f043 0301 	orr.w	r3, r3, #1
 800042e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000430:	4b12      	ldr	r3, [pc, #72]	; (800047c <SystemInit+0x5c>)
 8000432:	685a      	ldr	r2, [r3, #4]
 8000434:	4911      	ldr	r1, [pc, #68]	; (800047c <SystemInit+0x5c>)
 8000436:	4b12      	ldr	r3, [pc, #72]	; (8000480 <SystemInit+0x60>)
 8000438:	4013      	ands	r3, r2
 800043a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800043c:	4b0f      	ldr	r3, [pc, #60]	; (800047c <SystemInit+0x5c>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a0e      	ldr	r2, [pc, #56]	; (800047c <SystemInit+0x5c>)
 8000442:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800044a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800044c:	4b0b      	ldr	r3, [pc, #44]	; (800047c <SystemInit+0x5c>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a0a      	ldr	r2, [pc, #40]	; (800047c <SystemInit+0x5c>)
 8000452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000456:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000458:	4b08      	ldr	r3, [pc, #32]	; (800047c <SystemInit+0x5c>)
 800045a:	685b      	ldr	r3, [r3, #4]
 800045c:	4a07      	ldr	r2, [pc, #28]	; (800047c <SystemInit+0x5c>)
 800045e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000462:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000464:	4b05      	ldr	r3, [pc, #20]	; (800047c <SystemInit+0x5c>)
 8000466:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800046a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800046c:	4b05      	ldr	r3, [pc, #20]	; (8000484 <SystemInit+0x64>)
 800046e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000472:	609a      	str	r2, [r3, #8]
#endif 
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr
 800047c:	40021000 	.word	0x40021000
 8000480:	f8ff0000 	.word	0xf8ff0000
 8000484:	e000ed00 	.word	0xe000ed00

08000488 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b08a      	sub	sp, #40	; 0x28
 800048c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim4.Instance = TIM4;
 800048e:	4b19      	ldr	r3, [pc, #100]	; (80004f4 <MX_TIM4_Init+0x6c>)
 8000490:	4a19      	ldr	r2, [pc, #100]	; (80004f8 <MX_TIM4_Init+0x70>)
 8000492:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 540-1;
 8000494:	4b17      	ldr	r3, [pc, #92]	; (80004f4 <MX_TIM4_Init+0x6c>)
 8000496:	f240 221b 	movw	r2, #539	; 0x21b
 800049a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800049c:	4b15      	ldr	r3, [pc, #84]	; (80004f4 <MX_TIM4_Init+0x6c>)
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 80004a2:	4b14      	ldr	r3, [pc, #80]	; (80004f4 <MX_TIM4_Init+0x6c>)
 80004a4:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80004a8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004aa:	4b12      	ldr	r3, [pc, #72]	; (80004f4 <MX_TIM4_Init+0x6c>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	611a      	str	r2, [r3, #16]
  HAL_TIM_PWM_Init(&htim4);
 80004b0:	4810      	ldr	r0, [pc, #64]	; (80004f4 <MX_TIM4_Init+0x6c>)
 80004b2:	f001 fd7d 	bl	8001fb0 <HAL_TIM_PWM_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004b6:	2300      	movs	r3, #0
 80004b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004ba:	2300      	movs	r3, #0
 80004bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 80004be:	f107 0320 	add.w	r3, r7, #32
 80004c2:	4619      	mov	r1, r3
 80004c4:	480b      	ldr	r0, [pc, #44]	; (80004f4 <MX_TIM4_Init+0x6c>)
 80004c6:	f002 f8f5 	bl	80026b4 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004ca:	2360      	movs	r3, #96	; 0x60
 80004cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80004ce:	2300      	movs	r3, #0
 80004d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004d2:	2300      	movs	r3, #0
 80004d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004d6:	2300      	movs	r3, #0
 80004d8:	617b      	str	r3, [r7, #20]
  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2200      	movs	r2, #0
 80004de:	4619      	mov	r1, r3
 80004e0:	4804      	ldr	r0, [pc, #16]	; (80004f4 <MX_TIM4_Init+0x6c>)
 80004e2:	f001 fdc5 	bl	8002070 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_MspPostInit(&htim4);
 80004e6:	4803      	ldr	r0, [pc, #12]	; (80004f4 <MX_TIM4_Init+0x6c>)
 80004e8:	f000 f826 	bl	8000538 <HAL_TIM_MspPostInit>

}
 80004ec:	bf00      	nop
 80004ee:	3728      	adds	r7, #40	; 0x28
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	20000024 	.word	0x20000024
 80004f8:	40000800 	.word	0x40000800

080004fc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]

  if(htim_pwm->Instance==TIM4)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a09      	ldr	r2, [pc, #36]	; (8000530 <HAL_TIM_PWM_MspInit+0x34>)
 800050a:	4293      	cmp	r3, r2
 800050c:	d10b      	bne.n	8000526 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800050e:	4b09      	ldr	r3, [pc, #36]	; (8000534 <HAL_TIM_PWM_MspInit+0x38>)
 8000510:	69db      	ldr	r3, [r3, #28]
 8000512:	4a08      	ldr	r2, [pc, #32]	; (8000534 <HAL_TIM_PWM_MspInit+0x38>)
 8000514:	f043 0304 	orr.w	r3, r3, #4
 8000518:	61d3      	str	r3, [r2, #28]
 800051a:	4b06      	ldr	r3, [pc, #24]	; (8000534 <HAL_TIM_PWM_MspInit+0x38>)
 800051c:	69db      	ldr	r3, [r3, #28]
 800051e:	f003 0304 	and.w	r3, r3, #4
 8000522:	60fb      	str	r3, [r7, #12]
 8000524:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000526:	bf00      	nop
 8000528:	3714      	adds	r7, #20
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr
 8000530:	40000800 	.word	0x40000800
 8000534:	40021000 	.word	0x40021000

08000538 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM4)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a0c      	ldr	r2, [pc, #48]	; (8000578 <HAL_TIM_MspPostInit+0x40>)
 8000546:	4293      	cmp	r3, r2
 8000548:	d112      	bne.n	8000570 <HAL_TIM_MspPostInit+0x38>
  /* USER CODE END TIM4_MspPostInit 0 */
  
    /**TIM4 GPIO Configuration    
    PD12     ------> TIM4_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800054a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800054e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000550:	2302      	movs	r3, #2
 8000552:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000554:	2302      	movs	r3, #2
 8000556:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000558:	f107 0308 	add.w	r3, r7, #8
 800055c:	4619      	mov	r1, r3
 800055e:	4807      	ldr	r0, [pc, #28]	; (800057c <HAL_TIM_MspPostInit+0x44>)
 8000560:	f000 f9a2 	bl	80008a8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM4_ENABLE();
 8000564:	4b06      	ldr	r3, [pc, #24]	; (8000580 <HAL_TIM_MspPostInit+0x48>)
 8000566:	685b      	ldr	r3, [r3, #4]
 8000568:	4a05      	ldr	r2, [pc, #20]	; (8000580 <HAL_TIM_MspPostInit+0x48>)
 800056a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800056e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000570:	bf00      	nop
 8000572:	3718      	adds	r7, #24
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	40000800 	.word	0x40000800
 800057c:	40011400 	.word	0x40011400
 8000580:	40010000 	.word	0x40010000

08000584 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000584:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000586:	e003      	b.n	8000590 <LoopCopyDataInit>

08000588 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000588:	4b0b      	ldr	r3, [pc, #44]	; (80005b8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800058a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800058c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800058e:	3104      	adds	r1, #4

08000590 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000590:	480a      	ldr	r0, [pc, #40]	; (80005bc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000592:	4b0b      	ldr	r3, [pc, #44]	; (80005c0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000594:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000596:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000598:	d3f6      	bcc.n	8000588 <CopyDataInit>
  ldr r2, =_sbss
 800059a:	4a0a      	ldr	r2, [pc, #40]	; (80005c4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800059c:	e002      	b.n	80005a4 <LoopFillZerobss>

0800059e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800059e:	2300      	movs	r3, #0
  str r3, [r2], #4
 80005a0:	f842 3b04 	str.w	r3, [r2], #4

080005a4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80005a4:	4b08      	ldr	r3, [pc, #32]	; (80005c8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80005a6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80005a8:	d3f9      	bcc.n	800059e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005aa:	f7ff ff39 	bl	8000420 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005ae:	f002 f8c5 	bl	800273c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005b2:	f7ff fe4d 	bl	8000250 <main>
  bx lr
 80005b6:	4770      	bx	lr
  ldr r3, =_sidata
 80005b8:	080027c8 	.word	0x080027c8
  ldr r0, =_sdata
 80005bc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80005c0:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 80005c4:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 80005c8:	20000060 	.word	0x20000060

080005cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005cc:	e7fe      	b.n	80005cc <ADC1_2_IRQHandler>
	...

080005d0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005d4:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <HAL_Init+0x28>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a07      	ldr	r2, [pc, #28]	; (80005f8 <HAL_Init+0x28>)
 80005da:	f043 0310 	orr.w	r3, r3, #16
 80005de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e0:	2003      	movs	r0, #3
 80005e2:	f000 f905 	bl	80007f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005e6:	2000      	movs	r0, #0
 80005e8:	f000 f808 	bl	80005fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005ec:	f7ff feda 	bl	80003a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40022000 	.word	0x40022000

080005fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000604:	f001 fcac 	bl	8001f60 <HAL_RCC_GetHCLKFreq>
 8000608:	4602      	mov	r2, r0
 800060a:	4b09      	ldr	r3, [pc, #36]	; (8000630 <HAL_InitTick+0x34>)
 800060c:	fba3 2302 	umull	r2, r3, r3, r2
 8000610:	099b      	lsrs	r3, r3, #6
 8000612:	4618      	mov	r0, r3
 8000614:	f000 f913 	bl	800083e <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000618:	2200      	movs	r2, #0
 800061a:	6879      	ldr	r1, [r7, #4]
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	f000 f8f1 	bl	8000806 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000624:	2300      	movs	r3, #0
}
 8000626:	4618      	mov	r0, r3
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	10624dd3 	.word	0x10624dd3

08000634 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  uwTick++;
 8000638:	4b04      	ldr	r3, [pc, #16]	; (800064c <HAL_IncTick+0x18>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	3301      	adds	r3, #1
 800063e:	4a03      	ldr	r2, [pc, #12]	; (800064c <HAL_IncTick+0x18>)
 8000640:	6013      	str	r3, [r2, #0]
}
 8000642:	bf00      	nop
 8000644:	46bd      	mov	sp, r7
 8000646:	bc80      	pop	{r7}
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	20000020 	.word	0x20000020

08000650 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  return uwTick;
 8000654:	4b02      	ldr	r3, [pc, #8]	; (8000660 <HAL_GetTick+0x10>)
 8000656:	681b      	ldr	r3, [r3, #0]
}
 8000658:	4618      	mov	r0, r3
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr
 8000660:	20000020 	.word	0x20000020

08000664 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800066c:	2300      	movs	r3, #0
 800066e:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 8000670:	f7ff ffee 	bl	8000650 <HAL_GetTick>
 8000674:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 8000676:	bf00      	nop
 8000678:	f7ff ffea 	bl	8000650 <HAL_GetTick>
 800067c:	4602      	mov	r2, r0
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	1ad2      	subs	r2, r2, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	429a      	cmp	r2, r3
 8000686:	d3f7      	bcc.n	8000678 <HAL_Delay+0x14>
  {
  }
}
 8000688:	bf00      	nop
 800068a:	3710      	adds	r7, #16
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}

08000690 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000690:	b480      	push	{r7}
 8000692:	b085      	sub	sp, #20
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	f003 0307 	and.w	r3, r3, #7
 800069e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a0:	4b0c      	ldr	r3, [pc, #48]	; (80006d4 <NVIC_SetPriorityGrouping+0x44>)
 80006a2:	68db      	ldr	r3, [r3, #12]
 80006a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006a6:	68ba      	ldr	r2, [r7, #8]
 80006a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006ac:	4013      	ands	r3, r2
 80006ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006c2:	4a04      	ldr	r2, [pc, #16]	; (80006d4 <NVIC_SetPriorityGrouping+0x44>)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	60d3      	str	r3, [r2, #12]
}
 80006c8:	bf00      	nop
 80006ca:	3714      	adds	r7, #20
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bc80      	pop	{r7}
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	e000ed00 	.word	0xe000ed00

080006d8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006dc:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <NVIC_GetPriorityGrouping+0x18>)
 80006de:	68db      	ldr	r3, [r3, #12]
 80006e0:	0a1b      	lsrs	r3, r3, #8
 80006e2:	f003 0307 	and.w	r3, r3, #7
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	e000ed00 	.word	0xe000ed00

080006f4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	6039      	str	r1, [r7, #0]
 80006fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000704:	2b00      	cmp	r3, #0
 8000706:	da0b      	bge.n	8000720 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	b2da      	uxtb	r2, r3
 800070c:	490c      	ldr	r1, [pc, #48]	; (8000740 <NVIC_SetPriority+0x4c>)
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	f003 030f 	and.w	r3, r3, #15
 8000714:	3b04      	subs	r3, #4
 8000716:	0112      	lsls	r2, r2, #4
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	440b      	add	r3, r1
 800071c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800071e:	e009      	b.n	8000734 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	b2da      	uxtb	r2, r3
 8000724:	4907      	ldr	r1, [pc, #28]	; (8000744 <NVIC_SetPriority+0x50>)
 8000726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072a:	0112      	lsls	r2, r2, #4
 800072c:	b2d2      	uxtb	r2, r2
 800072e:	440b      	add	r3, r1
 8000730:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000734:	bf00      	nop
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	bc80      	pop	{r7}
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000ed00 	.word	0xe000ed00
 8000744:	e000e100 	.word	0xe000e100

08000748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000748:	b480      	push	{r7}
 800074a:	b089      	sub	sp, #36	; 0x24
 800074c:	af00      	add	r7, sp, #0
 800074e:	60f8      	str	r0, [r7, #12]
 8000750:	60b9      	str	r1, [r7, #8]
 8000752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	f003 0307 	and.w	r3, r3, #7
 800075a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800075c:	69fb      	ldr	r3, [r7, #28]
 800075e:	f1c3 0307 	rsb	r3, r3, #7
 8000762:	2b04      	cmp	r3, #4
 8000764:	bf28      	it	cs
 8000766:	2304      	movcs	r3, #4
 8000768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800076a:	69fb      	ldr	r3, [r7, #28]
 800076c:	3304      	adds	r3, #4
 800076e:	2b06      	cmp	r3, #6
 8000770:	d902      	bls.n	8000778 <NVIC_EncodePriority+0x30>
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	3b03      	subs	r3, #3
 8000776:	e000      	b.n	800077a <NVIC_EncodePriority+0x32>
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800077c:	f04f 32ff 	mov.w	r2, #4294967295
 8000780:	69bb      	ldr	r3, [r7, #24]
 8000782:	fa02 f303 	lsl.w	r3, r2, r3
 8000786:	43da      	mvns	r2, r3
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	401a      	ands	r2, r3
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000790:	f04f 31ff 	mov.w	r1, #4294967295
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	fa01 f303 	lsl.w	r3, r1, r3
 800079a:	43d9      	mvns	r1, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a0:	4313      	orrs	r3, r2
         );
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3724      	adds	r7, #36	; 0x24
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr

080007ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007bc:	d301      	bcc.n	80007c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007be:	2301      	movs	r3, #1
 80007c0:	e00f      	b.n	80007e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007c2:	4a0a      	ldr	r2, [pc, #40]	; (80007ec <SysTick_Config+0x40>)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	3b01      	subs	r3, #1
 80007c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007ca:	210f      	movs	r1, #15
 80007cc:	f04f 30ff 	mov.w	r0, #4294967295
 80007d0:	f7ff ff90 	bl	80006f4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007d4:	4b05      	ldr	r3, [pc, #20]	; (80007ec <SysTick_Config+0x40>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007da:	4b04      	ldr	r3, [pc, #16]	; (80007ec <SysTick_Config+0x40>)
 80007dc:	2207      	movs	r2, #7
 80007de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007e0:	2300      	movs	r3, #0
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	e000e010 	.word	0xe000e010

080007f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f7ff ff49 	bl	8000690 <NVIC_SetPriorityGrouping>
}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b086      	sub	sp, #24
 800080a:	af00      	add	r7, sp, #0
 800080c:	4603      	mov	r3, r0
 800080e:	60b9      	str	r1, [r7, #8]
 8000810:	607a      	str	r2, [r7, #4]
 8000812:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000818:	f7ff ff5e 	bl	80006d8 <NVIC_GetPriorityGrouping>
 800081c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	6978      	ldr	r0, [r7, #20]
 8000824:	f7ff ff90 	bl	8000748 <NVIC_EncodePriority>
 8000828:	4602      	mov	r2, r0
 800082a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800082e:	4611      	mov	r1, r2
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ff5f 	bl	80006f4 <NVIC_SetPriority>
}
 8000836:	bf00      	nop
 8000838:	3718      	adds	r7, #24
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	b082      	sub	sp, #8
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	f7ff ffb0 	bl	80007ac <SysTick_Config>
 800084c:	4603      	mov	r3, r0
}
 800084e:	4618      	mov	r0, r3
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2b04      	cmp	r3, #4
 8000864:	d106      	bne.n	8000874 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000866:	4b09      	ldr	r3, [pc, #36]	; (800088c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4a08      	ldr	r2, [pc, #32]	; (800088c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800086c:	f043 0304 	orr.w	r3, r3, #4
 8000870:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000872:	e005      	b.n	8000880 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000874:	4b05      	ldr	r3, [pc, #20]	; (800088c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a04      	ldr	r2, [pc, #16]	; (800088c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800087a:	f023 0304 	bic.w	r3, r3, #4
 800087e:	6013      	str	r3, [r2, #0]
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000e010 	.word	0xe000e010

08000890 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000894:	f000 f802 	bl	800089c <HAL_SYSTICK_Callback>
}
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}

0800089c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr

080008a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b08b      	sub	sp, #44	; 0x2c
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80008b2:	2300      	movs	r3, #0
 80008b4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00;
 80008b6:	2300      	movs	r3, #0
 80008b8:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00;
 80008ba:	2300      	movs	r3, #0
 80008bc:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00;
 80008be:	2300      	movs	r3, #0
 80008c0:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
 80008ca:	e133      	b.n	8000b34 <HAL_GPIO_Init+0x28c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80008cc:	2201      	movs	r2, #1
 80008ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008d0:	fa02 f303 	lsl.w	r3, r2, r3
 80008d4:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	69fa      	ldr	r2, [r7, #28]
 80008dc:	4013      	ands	r3, r2
 80008de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008e0:	69ba      	ldr	r2, [r7, #24]
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	f040 8122 	bne.w	8000b2e <HAL_GPIO_Init+0x286>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	2b12      	cmp	r3, #18
 80008f0:	d034      	beq.n	800095c <HAL_GPIO_Init+0xb4>
 80008f2:	2b12      	cmp	r3, #18
 80008f4:	d80d      	bhi.n	8000912 <HAL_GPIO_Init+0x6a>
 80008f6:	2b02      	cmp	r3, #2
 80008f8:	d02b      	beq.n	8000952 <HAL_GPIO_Init+0xaa>
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d804      	bhi.n	8000908 <HAL_GPIO_Init+0x60>
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d031      	beq.n	8000966 <HAL_GPIO_Init+0xbe>
 8000902:	2b01      	cmp	r3, #1
 8000904:	d01c      	beq.n	8000940 <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8000906:	e048      	b.n	800099a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000908:	2b03      	cmp	r3, #3
 800090a:	d043      	beq.n	8000994 <HAL_GPIO_Init+0xec>
 800090c:	2b11      	cmp	r3, #17
 800090e:	d01b      	beq.n	8000948 <HAL_GPIO_Init+0xa0>
          break;
 8000910:	e043      	b.n	800099a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000912:	4a8d      	ldr	r2, [pc, #564]	; (8000b48 <HAL_GPIO_Init+0x2a0>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d026      	beq.n	8000966 <HAL_GPIO_Init+0xbe>
 8000918:	4a8b      	ldr	r2, [pc, #556]	; (8000b48 <HAL_GPIO_Init+0x2a0>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d806      	bhi.n	800092c <HAL_GPIO_Init+0x84>
 800091e:	4a8b      	ldr	r2, [pc, #556]	; (8000b4c <HAL_GPIO_Init+0x2a4>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d020      	beq.n	8000966 <HAL_GPIO_Init+0xbe>
 8000924:	4a8a      	ldr	r2, [pc, #552]	; (8000b50 <HAL_GPIO_Init+0x2a8>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d01d      	beq.n	8000966 <HAL_GPIO_Init+0xbe>
          break;
 800092a:	e036      	b.n	800099a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800092c:	4a89      	ldr	r2, [pc, #548]	; (8000b54 <HAL_GPIO_Init+0x2ac>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d019      	beq.n	8000966 <HAL_GPIO_Init+0xbe>
 8000932:	4a89      	ldr	r2, [pc, #548]	; (8000b58 <HAL_GPIO_Init+0x2b0>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d016      	beq.n	8000966 <HAL_GPIO_Init+0xbe>
 8000938:	4a88      	ldr	r2, [pc, #544]	; (8000b5c <HAL_GPIO_Init+0x2b4>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d013      	beq.n	8000966 <HAL_GPIO_Init+0xbe>
          break;
 800093e:	e02c      	b.n	800099a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	623b      	str	r3, [r7, #32]
          break;
 8000946:	e028      	b.n	800099a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	68db      	ldr	r3, [r3, #12]
 800094c:	3304      	adds	r3, #4
 800094e:	623b      	str	r3, [r7, #32]
          break;
 8000950:	e023      	b.n	800099a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	68db      	ldr	r3, [r3, #12]
 8000956:	3308      	adds	r3, #8
 8000958:	623b      	str	r3, [r7, #32]
          break;
 800095a:	e01e      	b.n	800099a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	330c      	adds	r3, #12
 8000962:	623b      	str	r3, [r7, #32]
          break;
 8000964:	e019      	b.n	800099a <HAL_GPIO_Init+0xf2>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	689b      	ldr	r3, [r3, #8]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d102      	bne.n	8000974 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800096e:	2304      	movs	r3, #4
 8000970:	623b      	str	r3, [r7, #32]
          break; 
 8000972:	e012      	b.n	800099a <HAL_GPIO_Init+0xf2>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	689b      	ldr	r3, [r3, #8]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d105      	bne.n	8000988 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800097c:	2308      	movs	r3, #8
 800097e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	69fa      	ldr	r2, [r7, #28]
 8000984:	611a      	str	r2, [r3, #16]
          break; 
 8000986:	e008      	b.n	800099a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000988:	2308      	movs	r3, #8
 800098a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	69fa      	ldr	r2, [r7, #28]
 8000990:	615a      	str	r2, [r3, #20]
          break; 
 8000992:	e002      	b.n	800099a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000994:	2300      	movs	r3, #0
 8000996:	623b      	str	r3, [r7, #32]
          break;
 8000998:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800099a:	69bb      	ldr	r3, [r7, #24]
 800099c:	2bff      	cmp	r3, #255	; 0xff
 800099e:	d801      	bhi.n	80009a4 <HAL_GPIO_Init+0xfc>
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	e001      	b.n	80009a8 <HAL_GPIO_Init+0x100>
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3304      	adds	r3, #4
 80009a8:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 80009aa:	69bb      	ldr	r3, [r7, #24]
 80009ac:	2bff      	cmp	r3, #255	; 0xff
 80009ae:	d802      	bhi.n	80009b6 <HAL_GPIO_Init+0x10e>
 80009b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	e002      	b.n	80009bc <HAL_GPIO_Init+0x114>
 80009b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b8:	3b08      	subs	r3, #8
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	210f      	movs	r1, #15
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	fa01 f303 	lsl.w	r3, r1, r3
 80009ca:	43db      	mvns	r3, r3
 80009cc:	401a      	ands	r2, r3
 80009ce:	6a39      	ldr	r1, [r7, #32]
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	fa01 f303 	lsl.w	r3, r1, r3
 80009d6:	431a      	orrs	r2, r3
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	f000 80a2 	beq.w	8000b2e <HAL_GPIO_Init+0x286>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009ea:	4b5d      	ldr	r3, [pc, #372]	; (8000b60 <HAL_GPIO_Init+0x2b8>)
 80009ec:	699b      	ldr	r3, [r3, #24]
 80009ee:	4a5c      	ldr	r2, [pc, #368]	; (8000b60 <HAL_GPIO_Init+0x2b8>)
 80009f0:	f043 0301 	orr.w	r3, r3, #1
 80009f4:	6193      	str	r3, [r2, #24]
 80009f6:	4b5a      	ldr	r3, [pc, #360]	; (8000b60 <HAL_GPIO_Init+0x2b8>)
 80009f8:	699b      	ldr	r3, [r3, #24]
 80009fa:	f003 0301 	and.w	r3, r3, #1
 80009fe:	60bb      	str	r3, [r7, #8]
 8000a00:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2];
 8000a02:	4a58      	ldr	r2, [pc, #352]	; (8000b64 <HAL_GPIO_Init+0x2bc>)
 8000a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a06:	089b      	lsrs	r3, r3, #2
 8000a08:	3302      	adds	r3, #2
 8000a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a0e:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a12:	f003 0303 	and.w	r3, r3, #3
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	220f      	movs	r2, #15
 8000a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1e:	43db      	mvns	r3, r3
 8000a20:	697a      	ldr	r2, [r7, #20]
 8000a22:	4013      	ands	r3, r2
 8000a24:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4a4f      	ldr	r2, [pc, #316]	; (8000b68 <HAL_GPIO_Init+0x2c0>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d01f      	beq.n	8000a6e <HAL_GPIO_Init+0x1c6>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a4e      	ldr	r2, [pc, #312]	; (8000b6c <HAL_GPIO_Init+0x2c4>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d019      	beq.n	8000a6a <HAL_GPIO_Init+0x1c2>
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a4d      	ldr	r2, [pc, #308]	; (8000b70 <HAL_GPIO_Init+0x2c8>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d013      	beq.n	8000a66 <HAL_GPIO_Init+0x1be>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4a4c      	ldr	r2, [pc, #304]	; (8000b74 <HAL_GPIO_Init+0x2cc>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d00d      	beq.n	8000a62 <HAL_GPIO_Init+0x1ba>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4a4b      	ldr	r2, [pc, #300]	; (8000b78 <HAL_GPIO_Init+0x2d0>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d007      	beq.n	8000a5e <HAL_GPIO_Init+0x1b6>
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4a4a      	ldr	r2, [pc, #296]	; (8000b7c <HAL_GPIO_Init+0x2d4>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d101      	bne.n	8000a5a <HAL_GPIO_Init+0x1b2>
 8000a56:	2305      	movs	r3, #5
 8000a58:	e00a      	b.n	8000a70 <HAL_GPIO_Init+0x1c8>
 8000a5a:	2306      	movs	r3, #6
 8000a5c:	e008      	b.n	8000a70 <HAL_GPIO_Init+0x1c8>
 8000a5e:	2304      	movs	r3, #4
 8000a60:	e006      	b.n	8000a70 <HAL_GPIO_Init+0x1c8>
 8000a62:	2303      	movs	r3, #3
 8000a64:	e004      	b.n	8000a70 <HAL_GPIO_Init+0x1c8>
 8000a66:	2302      	movs	r3, #2
 8000a68:	e002      	b.n	8000a70 <HAL_GPIO_Init+0x1c8>
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e000      	b.n	8000a70 <HAL_GPIO_Init+0x1c8>
 8000a6e:	2300      	movs	r3, #0
 8000a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a72:	f002 0203 	and.w	r2, r2, #3
 8000a76:	0092      	lsls	r2, r2, #2
 8000a78:	4093      	lsls	r3, r2
 8000a7a:	697a      	ldr	r2, [r7, #20]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2] = temp;
 8000a80:	4938      	ldr	r1, [pc, #224]	; (8000b64 <HAL_GPIO_Init+0x2bc>)
 8000a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a84:	089b      	lsrs	r3, r3, #2
 8000a86:	3302      	adds	r3, #2
 8000a88:	697a      	ldr	r2, [r7, #20]
 8000a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d006      	beq.n	8000aa8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8000a9a:	4b39      	ldr	r3, [pc, #228]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	4938      	ldr	r1, [pc, #224]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000aa0:	69bb      	ldr	r3, [r7, #24]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	600b      	str	r3, [r1, #0]
 8000aa6:	e006      	b.n	8000ab6 <HAL_GPIO_Init+0x20e>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8000aa8:	4b35      	ldr	r3, [pc, #212]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	43db      	mvns	r3, r3
 8000ab0:	4933      	ldr	r1, [pc, #204]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d006      	beq.n	8000ad0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8000ac2:	4b2f      	ldr	r3, [pc, #188]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000ac4:	685a      	ldr	r2, [r3, #4]
 8000ac6:	492e      	ldr	r1, [pc, #184]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000ac8:	69bb      	ldr	r3, [r7, #24]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	604b      	str	r3, [r1, #4]
 8000ace:	e006      	b.n	8000ade <HAL_GPIO_Init+0x236>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8000ad0:	4b2b      	ldr	r3, [pc, #172]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000ad2:	685a      	ldr	r2, [r3, #4]
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	43db      	mvns	r3, r3
 8000ad8:	4929      	ldr	r1, [pc, #164]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000ada:	4013      	ands	r3, r2
 8000adc:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d006      	beq.n	8000af8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8000aea:	4b25      	ldr	r3, [pc, #148]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000aec:	689a      	ldr	r2, [r3, #8]
 8000aee:	4924      	ldr	r1, [pc, #144]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000af0:	69bb      	ldr	r3, [r7, #24]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	608b      	str	r3, [r1, #8]
 8000af6:	e006      	b.n	8000b06 <HAL_GPIO_Init+0x25e>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8000af8:	4b21      	ldr	r3, [pc, #132]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000afa:	689a      	ldr	r2, [r3, #8]
 8000afc:	69bb      	ldr	r3, [r7, #24]
 8000afe:	43db      	mvns	r3, r3
 8000b00:	491f      	ldr	r1, [pc, #124]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000b02:	4013      	ands	r3, r2
 8000b04:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d006      	beq.n	8000b20 <HAL_GPIO_Init+0x278>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8000b12:	4b1b      	ldr	r3, [pc, #108]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000b14:	68da      	ldr	r2, [r3, #12]
 8000b16:	491a      	ldr	r1, [pc, #104]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000b18:	69bb      	ldr	r3, [r7, #24]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	60cb      	str	r3, [r1, #12]
 8000b1e:	e006      	b.n	8000b2e <HAL_GPIO_Init+0x286>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8000b20:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000b22:	68da      	ldr	r2, [r3, #12]
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	43db      	mvns	r3, r3
 8000b28:	4915      	ldr	r1, [pc, #84]	; (8000b80 <HAL_GPIO_Init+0x2d8>)
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	60cb      	str	r3, [r1, #12]
  for (position = 0; position < GPIO_NUMBER; position++)
 8000b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b30:	3301      	adds	r3, #1
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
 8000b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b36:	2b0f      	cmp	r3, #15
 8000b38:	f67f aec8 	bls.w	80008cc <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000b3c:	bf00      	nop
 8000b3e:	372c      	adds	r7, #44	; 0x2c
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bc80      	pop	{r7}
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	10210000 	.word	0x10210000
 8000b4c:	10110000 	.word	0x10110000
 8000b50:	10120000 	.word	0x10120000
 8000b54:	10310000 	.word	0x10310000
 8000b58:	10320000 	.word	0x10320000
 8000b5c:	10220000 	.word	0x10220000
 8000b60:	40021000 	.word	0x40021000
 8000b64:	40010000 	.word	0x40010000
 8000b68:	40010800 	.word	0x40010800
 8000b6c:	40010c00 	.word	0x40010c00
 8000b70:	40011000 	.word	0x40011000
 8000b74:	40011400 	.word	0x40011400
 8000b78:	40011800 	.word	0x40011800
 8000b7c:	40011c00 	.word	0x40011c00
 8000b80:	40010400 	.word	0x40010400

08000b84 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL is not disabled when USB OTG FS clock is enabled (specific to devices with USB FS)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0f0      	sub	sp, #448	; 0x1c0
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	1d3b      	adds	r3, r7, #4
 8000b8c:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b94:	1d3b      	adds	r3, r7, #4
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	f000 819e 	beq.w	8000ee0 <HAL_RCC_OscConfig+0x35c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000ba4:	4bb9      	ldr	r3, [pc, #740]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	f003 030c 	and.w	r3, r3, #12
 8000bac:	2b04      	cmp	r3, #4
 8000bae:	d00c      	beq.n	8000bca <HAL_RCC_OscConfig+0x46>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bb0:	4bb6      	ldr	r3, [pc, #728]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f003 030c 	and.w	r3, r3, #12
 8000bb8:	2b08      	cmp	r3, #8
 8000bba:	d14f      	bne.n	8000c5c <HAL_RCC_OscConfig+0xd8>
 8000bbc:	4bb3      	ldr	r3, [pc, #716]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bc8:	d148      	bne.n	8000c5c <HAL_RCC_OscConfig+0xd8>
 8000bca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bce:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bd2:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8000bd6:	fa93 f3a3 	rbit	r3, r3
 8000bda:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000bde:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000be2:	fab3 f383 	clz	r3, r3
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	095b      	lsrs	r3, r3, #5
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d102      	bne.n	8000bfc <HAL_RCC_OscConfig+0x78>
 8000bf6:	4ba5      	ldr	r3, [pc, #660]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	e00b      	b.n	8000c14 <HAL_RCC_OscConfig+0x90>
 8000bfc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c00:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c04:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000c08:	fa93 f3a3 	rbit	r3, r3
 8000c0c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 8000c10:	4b9e      	ldr	r3, [pc, #632]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c14:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c18:	f8c7 21a8 	str.w	r2, [r7, #424]	; 0x1a8
 8000c1c:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 8000c20:	fa92 f2a2 	rbit	r2, r2
 8000c24:	f8c7 21a4 	str.w	r2, [r7, #420]	; 0x1a4
  return(result);
 8000c28:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b252      	sxtb	r2, r2
 8000c32:	f042 0220 	orr.w	r2, r2, #32
 8000c36:	b252      	sxtb	r2, r2
 8000c38:	b2d2      	uxtb	r2, r2
 8000c3a:	f002 021f 	and.w	r2, r2, #31
 8000c3e:	40d3      	lsrs	r3, r2
 8000c40:	f003 0301 	and.w	r3, r3, #1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	f000 814a 	beq.w	8000ede <HAL_RCC_OscConfig+0x35a>
 8000c4a:	1d3b      	adds	r3, r7, #4
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	f040 8144 	bne.w	8000ede <HAL_RCC_OscConfig+0x35a>
      {
        return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	f000 be7b 	b.w	8001952 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8000c5c:	4b8b      	ldr	r3, [pc, #556]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a8a      	ldr	r2, [pc, #552]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000c62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c66:	6013      	str	r3, [r2, #0]
 8000c68:	4b88      	ldr	r3, [pc, #544]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a87      	ldr	r2, [pc, #540]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000c6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c72:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c74:	f7ff fcec 	bl	8000650 <HAL_GetTick>
 8000c78:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c7c:	e00a      	b.n	8000c94 <HAL_RCC_OscConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c7e:	f7ff fce7 	bl	8000650 <HAL_GetTick>
 8000c82:	4602      	mov	r2, r0
 8000c84:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	2b64      	cmp	r3, #100	; 0x64
 8000c8c:	d902      	bls.n	8000c94 <HAL_RCC_OscConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	f000 be5f 	b.w	8001952 <HAL_RCC_OscConfig+0xdce>
 8000c94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c98:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c9c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000ca0:	fa93 f3a3 	rbit	r3, r3
 8000ca4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
  return(result);
 8000ca8:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cac:	fab3 f383 	clz	r3, r3
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	095b      	lsrs	r3, r3, #5
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d102      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x142>
 8000cc0:	4b72      	ldr	r3, [pc, #456]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	e00b      	b.n	8000cde <HAL_RCC_OscConfig+0x15a>
 8000cc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cca:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cce:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000cd2:	fa93 f3a3 	rbit	r3, r3
 8000cd6:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
 8000cda:	4b6c      	ldr	r3, [pc, #432]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ce2:	f8c7 2190 	str.w	r2, [r7, #400]	; 0x190
 8000ce6:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 8000cea:	fa92 f2a2 	rbit	r2, r2
 8000cee:	f8c7 218c 	str.w	r2, [r7, #396]	; 0x18c
  return(result);
 8000cf2:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 8000cf6:	fab2 f282 	clz	r2, r2
 8000cfa:	b252      	sxtb	r2, r2
 8000cfc:	f042 0220 	orr.w	r2, r2, #32
 8000d00:	b252      	sxtb	r2, r2
 8000d02:	b2d2      	uxtb	r2, r2
 8000d04:	f002 021f 	and.w	r2, r2, #31
 8000d08:	40d3      	lsrs	r3, r2
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1b5      	bne.n	8000c7e <HAL_RCC_OscConfig+0xfa>
        }
      }
      
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d12:	1d3b      	adds	r3, r7, #4
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d1c:	d106      	bne.n	8000d2c <HAL_RCC_OscConfig+0x1a8>
 8000d1e:	4b5b      	ldr	r3, [pc, #364]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a5a      	ldr	r2, [pc, #360]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	e030      	b.n	8000d8e <HAL_RCC_OscConfig+0x20a>
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d10c      	bne.n	8000d50 <HAL_RCC_OscConfig+0x1cc>
 8000d36:	4b55      	ldr	r3, [pc, #340]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a54      	ldr	r2, [pc, #336]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d40:	6013      	str	r3, [r2, #0]
 8000d42:	4b52      	ldr	r3, [pc, #328]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a51      	ldr	r2, [pc, #324]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d4c:	6013      	str	r3, [r2, #0]
 8000d4e:	e01e      	b.n	8000d8e <HAL_RCC_OscConfig+0x20a>
 8000d50:	1d3b      	adds	r3, r7, #4
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d5a:	d10c      	bne.n	8000d76 <HAL_RCC_OscConfig+0x1f2>
 8000d5c:	4b4b      	ldr	r3, [pc, #300]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a4a      	ldr	r2, [pc, #296]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d66:	6013      	str	r3, [r2, #0]
 8000d68:	4b48      	ldr	r3, [pc, #288]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a47      	ldr	r2, [pc, #284]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d72:	6013      	str	r3, [r2, #0]
 8000d74:	e00b      	b.n	8000d8e <HAL_RCC_OscConfig+0x20a>
 8000d76:	4b45      	ldr	r3, [pc, #276]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a44      	ldr	r2, [pc, #272]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d80:	6013      	str	r3, [r2, #0]
 8000d82:	4b42      	ldr	r3, [pc, #264]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a41      	ldr	r2, [pc, #260]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000d88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d8c:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d8e:	1d3b      	adds	r3, r7, #4
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d04f      	beq.n	8000e38 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d98:	f7ff fc5a 	bl	8000650 <HAL_GetTick>
 8000d9c:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000da0:	e00a      	b.n	8000db8 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000da2:	f7ff fc55 	bl	8000650 <HAL_GetTick>
 8000da6:	4602      	mov	r2, r0
 8000da8:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	2b64      	cmp	r3, #100	; 0x64
 8000db0:	d902      	bls.n	8000db8 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8000db2:	2303      	movs	r3, #3
 8000db4:	f000 bdcd 	b.w	8001952 <HAL_RCC_OscConfig+0xdce>
 8000db8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dbc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000dc4:	fa93 f3a3 	rbit	r3, r3
 8000dc8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
  return(result);
 8000dcc:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dd0:	fab3 f383 	clz	r3, r3
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	095b      	lsrs	r3, r3, #5
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	f043 0301 	orr.w	r3, r3, #1
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d102      	bne.n	8000dea <HAL_RCC_OscConfig+0x266>
 8000de4:	4b29      	ldr	r3, [pc, #164]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	e00b      	b.n	8000e02 <HAL_RCC_OscConfig+0x27e>
 8000dea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dee:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000df2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000df6:	fa93 f3a3 	rbit	r3, r3
 8000dfa:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000dfe:	4b23      	ldr	r3, [pc, #140]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e02:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e06:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000e0a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000e0e:	fa92 f2a2 	rbit	r2, r2
 8000e12:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return(result);
 8000e16:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000e1a:	fab2 f282 	clz	r2, r2
 8000e1e:	b252      	sxtb	r2, r2
 8000e20:	f042 0220 	orr.w	r2, r2, #32
 8000e24:	b252      	sxtb	r2, r2
 8000e26:	b2d2      	uxtb	r2, r2
 8000e28:	f002 021f 	and.w	r2, r2, #31
 8000e2c:	40d3      	lsrs	r3, r2
 8000e2e:	f003 0301 	and.w	r3, r3, #1
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d0b5      	beq.n	8000da2 <HAL_RCC_OscConfig+0x21e>
 8000e36:	e053      	b.n	8000ee0 <HAL_RCC_OscConfig+0x35c>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e38:	f7ff fc0a 	bl	8000650 <HAL_GetTick>
 8000e3c:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e40:	e00a      	b.n	8000e58 <HAL_RCC_OscConfig+0x2d4>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e42:	f7ff fc05 	bl	8000650 <HAL_GetTick>
 8000e46:	4602      	mov	r2, r0
 8000e48:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	2b64      	cmp	r3, #100	; 0x64
 8000e50:	d902      	bls.n	8000e58 <HAL_RCC_OscConfig+0x2d4>
          {
            return HAL_TIMEOUT;
 8000e52:	2303      	movs	r3, #3
 8000e54:	f000 bd7d 	b.w	8001952 <HAL_RCC_OscConfig+0xdce>
 8000e58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e5c:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e60:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000e64:	fa93 f3a3 	rbit	r3, r3
 8000e68:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
  return(result);
 8000e6c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e70:	fab3 f383 	clz	r3, r3
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	095b      	lsrs	r3, r3, #5
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d105      	bne.n	8000e90 <HAL_RCC_OscConfig+0x30c>
 8000e84:	4b01      	ldr	r3, [pc, #4]	; (8000e8c <HAL_RCC_OscConfig+0x308>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	e00e      	b.n	8000ea8 <HAL_RCC_OscConfig+0x324>
 8000e8a:	bf00      	nop
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e94:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e98:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000e9c:	fa93 f3a3 	rbit	r3, r3
 8000ea0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8000ea4:	4bce      	ldr	r3, [pc, #824]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8000ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000eac:	f8c7 2160 	str.w	r2, [r7, #352]	; 0x160
 8000eb0:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8000eb4:	fa92 f2a2 	rbit	r2, r2
 8000eb8:	f8c7 215c 	str.w	r2, [r7, #348]	; 0x15c
  return(result);
 8000ebc:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8000ec0:	fab2 f282 	clz	r2, r2
 8000ec4:	b252      	sxtb	r2, r2
 8000ec6:	f042 0220 	orr.w	r2, r2, #32
 8000eca:	b252      	sxtb	r2, r2
 8000ecc:	b2d2      	uxtb	r2, r2
 8000ece:	f002 021f 	and.w	r2, r2, #31
 8000ed2:	40d3      	lsrs	r3, r2
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d1b2      	bne.n	8000e42 <HAL_RCC_OscConfig+0x2be>
 8000edc:	e000      	b.n	8000ee0 <HAL_RCC_OscConfig+0x35c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ede:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ee0:	1d3b      	adds	r3, r7, #4
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	f000 8151 	beq.w	8001192 <HAL_RCC_OscConfig+0x60e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ef0:	4bbb      	ldr	r3, [pc, #748]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 030c 	and.w	r3, r3, #12
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d00b      	beq.n	8000f14 <HAL_RCC_OscConfig+0x390>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000efc:	4bb8      	ldr	r3, [pc, #736]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 030c 	and.w	r3, r3, #12
 8000f04:	2b08      	cmp	r3, #8
 8000f06:	d163      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x44c>
 8000f08:	4bb5      	ldr	r3, [pc, #724]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d15d      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x44c>
 8000f14:	2302      	movs	r3, #2
 8000f16:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f1a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000f1e:	fa93 f3a3 	rbit	r3, r3
 8000f22:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
  return(result);
 8000f26:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f2a:	fab3 f383 	clz	r3, r3
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	095b      	lsrs	r3, r3, #5
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d102      	bne.n	8000f44 <HAL_RCC_OscConfig+0x3c0>
 8000f3e:	4ba8      	ldr	r3, [pc, #672]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	e00a      	b.n	8000f5a <HAL_RCC_OscConfig+0x3d6>
 8000f44:	2302      	movs	r3, #2
 8000f46:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f4a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000f4e:	fa93 f3a3 	rbit	r3, r3
 8000f52:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000f56:	4ba2      	ldr	r3, [pc, #648]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8000f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000f60:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000f64:	fa92 f2a2 	rbit	r2, r2
 8000f68:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return(result);
 8000f6c:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000f70:	fab2 f282 	clz	r2, r2
 8000f74:	b252      	sxtb	r2, r2
 8000f76:	f042 0220 	orr.w	r2, r2, #32
 8000f7a:	b252      	sxtb	r2, r2
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	f002 021f 	and.w	r2, r2, #31
 8000f82:	40d3      	lsrs	r3, r2
 8000f84:	f003 0301 	and.w	r3, r3, #1
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d007      	beq.n	8000f9c <HAL_RCC_OscConfig+0x418>
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	691b      	ldr	r3, [r3, #16]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d002      	beq.n	8000f9c <HAL_RCC_OscConfig+0x418>
      {
        return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	f000 bcdb 	b.w	8001952 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f9c:	4b90      	ldr	r3, [pc, #576]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	6959      	ldr	r1, [r3, #20]
 8000faa:	23f8      	movs	r3, #248	; 0xf8
 8000fac:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb0:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000fb4:	fa93 f3a3 	rbit	r3, r3
 8000fb8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  return(result);
 8000fbc:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000fc0:	fab3 f383 	clz	r3, r3
 8000fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc8:	4985      	ldr	r1, [pc, #532]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fce:	e0e0      	b.n	8001192 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fd0:	1d3b      	adds	r3, r7, #4
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	691b      	ldr	r3, [r3, #16]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d07a      	beq.n	80010d0 <HAL_RCC_OscConfig+0x54c>
 8000fda:	2301      	movs	r3, #1
 8000fdc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000fe4:	fa93 f3a3 	rbit	r3, r3
 8000fe8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return(result);
 8000fec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ff0:	fab3 f383 	clz	r3, r3
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000ffa:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000ffe:	461a      	mov	r2, r3
 8001000:	2301      	movs	r3, #1
 8001002:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001004:	f7ff fb24 	bl	8000650 <HAL_GetTick>
 8001008:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800100c:	e00a      	b.n	8001024 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800100e:	f7ff fb1f 	bl	8000650 <HAL_GetTick>
 8001012:	4602      	mov	r2, r0
 8001014:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	2b02      	cmp	r3, #2
 800101c:	d902      	bls.n	8001024 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 800101e:	2303      	movs	r3, #3
 8001020:	f000 bc97 	b.w	8001952 <HAL_RCC_OscConfig+0xdce>
 8001024:	2302      	movs	r3, #2
 8001026:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800102a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800102e:	fa93 f3a3 	rbit	r3, r3
 8001032:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return(result);
 8001036:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800103a:	fab3 f383 	clz	r3, r3
 800103e:	b2db      	uxtb	r3, r3
 8001040:	095b      	lsrs	r3, r3, #5
 8001042:	b2db      	uxtb	r3, r3
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b01      	cmp	r3, #1
 800104c:	d102      	bne.n	8001054 <HAL_RCC_OscConfig+0x4d0>
 800104e:	4b64      	ldr	r3, [pc, #400]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	e00a      	b.n	800106a <HAL_RCC_OscConfig+0x4e6>
 8001054:	2302      	movs	r3, #2
 8001056:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800105a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800105e:	fa93 f3a3 	rbit	r3, r3
 8001062:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001066:	4b5e      	ldr	r3, [pc, #376]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8001068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800106a:	2202      	movs	r2, #2
 800106c:	f8c7 2120 	str.w	r2, [r7, #288]	; 0x120
 8001070:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8001074:	fa92 f2a2 	rbit	r2, r2
 8001078:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
  return(result);
 800107c:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001080:	fab2 f282 	clz	r2, r2
 8001084:	b252      	sxtb	r2, r2
 8001086:	f042 0220 	orr.w	r2, r2, #32
 800108a:	b252      	sxtb	r2, r2
 800108c:	b2d2      	uxtb	r2, r2
 800108e:	f002 021f 	and.w	r2, r2, #31
 8001092:	40d3      	lsrs	r3, r2
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	2b00      	cmp	r3, #0
 800109a:	d0b8      	beq.n	800100e <HAL_RCC_OscConfig+0x48a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800109c:	4b50      	ldr	r3, [pc, #320]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	6959      	ldr	r1, [r3, #20]
 80010aa:	23f8      	movs	r3, #248	; 0xf8
 80010ac:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80010b4:	fa93 f3a3 	rbit	r3, r3
 80010b8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  return(result);
 80010bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80010c0:	fab3 f383 	clz	r3, r3
 80010c4:	fa01 f303 	lsl.w	r3, r1, r3
 80010c8:	4945      	ldr	r1, [pc, #276]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	600b      	str	r3, [r1, #0]
 80010ce:	e060      	b.n	8001192 <HAL_RCC_OscConfig+0x60e>
 80010d0:	2301      	movs	r3, #1
 80010d2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80010da:	fa93 f3a3 	rbit	r3, r3
 80010de:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return(result);
 80010e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010e6:	fab3 f383 	clz	r3, r3
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80010f0:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80010f4:	461a      	mov	r2, r3
 80010f6:	2300      	movs	r3, #0
 80010f8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010fa:	f7ff faa9 	bl	8000650 <HAL_GetTick>
 80010fe:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001102:	e00a      	b.n	800111a <HAL_RCC_OscConfig+0x596>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001104:	f7ff faa4 	bl	8000650 <HAL_GetTick>
 8001108:	4602      	mov	r2, r0
 800110a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d902      	bls.n	800111a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	f000 bc1c 	b.w	8001952 <HAL_RCC_OscConfig+0xdce>
 800111a:	2302      	movs	r3, #2
 800111c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001120:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001124:	fa93 f3a3 	rbit	r3, r3
 8001128:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  return(result);
 800112c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001130:	fab3 f383 	clz	r3, r3
 8001134:	b2db      	uxtb	r3, r3
 8001136:	095b      	lsrs	r3, r3, #5
 8001138:	b2db      	uxtb	r3, r3
 800113a:	f043 0301 	orr.w	r3, r3, #1
 800113e:	b2db      	uxtb	r3, r3
 8001140:	2b01      	cmp	r3, #1
 8001142:	d102      	bne.n	800114a <HAL_RCC_OscConfig+0x5c6>
 8001144:	4b26      	ldr	r3, [pc, #152]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	e00a      	b.n	8001160 <HAL_RCC_OscConfig+0x5dc>
 800114a:	2302      	movs	r3, #2
 800114c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001150:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001154:	fa93 f3a3 	rbit	r3, r3
 8001158:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800115c:	4b20      	ldr	r3, [pc, #128]	; (80011e0 <HAL_RCC_OscConfig+0x65c>)
 800115e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001160:	2202      	movs	r2, #2
 8001162:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 8001166:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800116a:	fa92 f2a2 	rbit	r2, r2
 800116e:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
  return(result);
 8001172:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001176:	fab2 f282 	clz	r2, r2
 800117a:	b252      	sxtb	r2, r2
 800117c:	f042 0220 	orr.w	r2, r2, #32
 8001180:	b252      	sxtb	r2, r2
 8001182:	b2d2      	uxtb	r2, r2
 8001184:	f002 021f 	and.w	r2, r2, #31
 8001188:	40d3      	lsrs	r3, r2
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	2b00      	cmp	r3, #0
 8001190:	d1b8      	bne.n	8001104 <HAL_RCC_OscConfig+0x580>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0308 	and.w	r3, r3, #8
 800119c:	2b00      	cmp	r3, #0
 800119e:	f000 80b7 	beq.w	8001310 <HAL_RCC_OscConfig+0x78c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d059      	beq.n	8001260 <HAL_RCC_OscConfig+0x6dc>
 80011ac:	2301      	movs	r3, #1
 80011ae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80011b6:	fa93 f3a3 	rbit	r3, r3
 80011ba:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  return(result);
 80011be:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011c2:	fab3 f383 	clz	r3, r3
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	461a      	mov	r2, r3
 80011ca:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <HAL_RCC_OscConfig+0x660>)
 80011cc:	4413      	add	r3, r2
 80011ce:	461a      	mov	r2, r3
 80011d0:	2301      	movs	r3, #1
 80011d2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d4:	f7ff fa3c 	bl	8000650 <HAL_GetTick>
 80011d8:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011dc:	e00e      	b.n	80011fc <HAL_RCC_OscConfig+0x678>
 80011de:	bf00      	nop
 80011e0:	40021000 	.word	0x40021000
 80011e4:	42420480 	.word	0x42420480
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011e8:	f7ff fa32 	bl	8000650 <HAL_GetTick>
 80011ec:	4602      	mov	r2, r0
 80011ee:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d901      	bls.n	80011fc <HAL_RCC_OscConfig+0x678>
        {
          return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e3aa      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
 80011fc:	2302      	movs	r3, #2
 80011fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001202:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001206:	fa93 f3a3 	rbit	r3, r3
 800120a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800120e:	2302      	movs	r3, #2
 8001210:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001218:	fa93 f3a3 	rbit	r3, r3
 800121c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001220:	4bb0      	ldr	r3, [pc, #704]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001222:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001224:	2302      	movs	r3, #2
 8001226:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800122a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800122e:	fa93 f3a3 	rbit	r3, r3
 8001232:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  return(result);
 8001236:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800123a:	fab3 f383 	clz	r3, r3
 800123e:	b25b      	sxtb	r3, r3
 8001240:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001244:	b25b      	sxtb	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	f003 031f 	and.w	r3, r3, #31
 800124c:	fa22 f303 	lsr.w	r3, r2, r3
 8001250:	f003 0301 	and.w	r3, r3, #1
 8001254:	2b00      	cmp	r3, #0
 8001256:	d0c7      	beq.n	80011e8 <HAL_RCC_OscConfig+0x664>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software temporization of 1ms 
          should be added.*/
      HAL_Delay(1);
 8001258:	2001      	movs	r0, #1
 800125a:	f7ff fa03 	bl	8000664 <HAL_Delay>
 800125e:	e057      	b.n	8001310 <HAL_RCC_OscConfig+0x78c>
 8001260:	2301      	movs	r3, #1
 8001262:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001266:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800126a:	fa93 f3a3 	rbit	r3, r3
 800126e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  return(result);
 8001272:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001276:	fab3 f383 	clz	r3, r3
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	461a      	mov	r2, r3
 800127e:	4b9a      	ldr	r3, [pc, #616]	; (80014e8 <HAL_RCC_OscConfig+0x964>)
 8001280:	4413      	add	r3, r2
 8001282:	461a      	mov	r2, r3
 8001284:	2300      	movs	r3, #0
 8001286:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001288:	f7ff f9e2 	bl	8000650 <HAL_GetTick>
 800128c:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001290:	e009      	b.n	80012a6 <HAL_RCC_OscConfig+0x722>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001292:	f7ff f9dd 	bl	8000650 <HAL_GetTick>
 8001296:	4602      	mov	r2, r0
 8001298:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x722>
        {
          return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e355      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
 80012a6:	2302      	movs	r3, #2
 80012a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80012b0:	fa93 f3a3 	rbit	r3, r3
 80012b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80012b8:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80012bc:	2202      	movs	r2, #2
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	fa93 f2a3 	rbit	r2, r3
 80012ca:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012ce:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012d0:	4b84      	ldr	r3, [pc, #528]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 80012d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012d4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012d8:	2102      	movs	r1, #2
 80012da:	6019      	str	r1, [r3, #0]
 80012dc:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	fa93 f1a3 	rbit	r1, r3
 80012e6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80012ea:	6019      	str	r1, [r3, #0]
  return(result);
 80012ec:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	fab3 f383 	clz	r3, r3
 80012f6:	b25b      	sxtb	r3, r3
 80012f8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012fc:	b25b      	sxtb	r3, r3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	f003 031f 	and.w	r3, r3, #31
 8001304:	fa22 f303 	lsr.w	r3, r2, r3
 8001308:	f003 0301 	and.w	r3, r3, #1
 800130c:	2b00      	cmp	r3, #0
 800130e:	d1c0      	bne.n	8001292 <HAL_RCC_OscConfig+0x70e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0304 	and.w	r3, r3, #4
 800131a:	2b00      	cmp	r3, #0
 800131c:	f000 8188 	beq.w	8001630 <HAL_RCC_OscConfig+0xaac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001320:	4b70      	ldr	r3, [pc, #448]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001322:	69db      	ldr	r3, [r3, #28]
 8001324:	4a6f      	ldr	r2, [pc, #444]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001326:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800132a:	61d3      	str	r3, [r2, #28]
 800132c:	4b6d      	ldr	r3, [pc, #436]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 800132e:	69db      	ldr	r3, [r3, #28]
 8001330:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001334:	f107 0308 	add.w	r3, r7, #8
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	f107 0308 	add.w	r3, r7, #8
 800133e:	681b      	ldr	r3, [r3, #0]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001340:	4b6a      	ldr	r3, [pc, #424]	; (80014ec <HAL_RCC_OscConfig+0x968>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a69      	ldr	r2, [pc, #420]	; (80014ec <HAL_RCC_OscConfig+0x968>)
 8001346:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800134a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800134c:	f7ff f980 	bl	8000650 <HAL_GetTick>
 8001350:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001354:	e009      	b.n	800136a <HAL_RCC_OscConfig+0x7e6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001356:	f7ff f97b 	bl	8000650 <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b64      	cmp	r3, #100	; 0x64
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x7e6>
      {
        return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e2f3      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800136a:	4b60      	ldr	r3, [pc, #384]	; (80014ec <HAL_RCC_OscConfig+0x968>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001372:	2b00      	cmp	r3, #0
 8001374:	d0ef      	beq.n	8001356 <HAL_RCC_OscConfig+0x7d2>
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8001376:	4b5b      	ldr	r3, [pc, #364]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001378:	6a1b      	ldr	r3, [r3, #32]
 800137a:	4a5a      	ldr	r2, [pc, #360]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 800137c:	f023 0301 	bic.w	r3, r3, #1
 8001380:	6213      	str	r3, [r2, #32]
 8001382:	4b58      	ldr	r3, [pc, #352]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001384:	6a1b      	ldr	r3, [r3, #32]
 8001386:	4a57      	ldr	r2, [pc, #348]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001388:	f023 0304 	bic.w	r3, r3, #4
 800138c:	6213      	str	r3, [r2, #32]
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800138e:	f7ff f95f 	bl	8000650 <HAL_GetTick>
 8001392:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
    
    /* Wait till LSE is disabled */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001396:	e00b      	b.n	80013b0 <HAL_RCC_OscConfig+0x82c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001398:	f7ff f95a 	bl	8000650 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x82c>
      {
        return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e2d0      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
 80013b0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80013b4:	2202      	movs	r2, #2
 80013b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	fa93 f2a3 	rbit	r2, r3
 80013c2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80013cc:	2202      	movs	r2, #2
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	fa93 f2a3 	rbit	r2, r3
 80013da:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80013de:	601a      	str	r2, [r3, #0]
  return(result);
 80013e0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80013e4:	681b      	ldr	r3, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e6:	fab3 f383 	clz	r3, r3
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	095b      	lsrs	r3, r3, #5
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	f043 0302 	orr.w	r3, r3, #2
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d102      	bne.n	8001400 <HAL_RCC_OscConfig+0x87c>
 80013fa:	4b3a      	ldr	r3, [pc, #232]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 80013fc:	6a1b      	ldr	r3, [r3, #32]
 80013fe:	e001      	b.n	8001404 <HAL_RCC_OscConfig+0x880>
 8001400:	4b38      	ldr	r3, [pc, #224]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001408:	2102      	movs	r1, #2
 800140a:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800140c:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	fa92 f1a2 	rbit	r1, r2
 8001416:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 800141a:	6011      	str	r1, [r2, #0]
  return(result);
 800141c:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 8001420:	6812      	ldr	r2, [r2, #0]
 8001422:	fab2 f282 	clz	r2, r2
 8001426:	b252      	sxtb	r2, r2
 8001428:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800142c:	b252      	sxtb	r2, r2
 800142e:	b2d2      	uxtb	r2, r2
 8001430:	f002 021f 	and.w	r2, r2, #31
 8001434:	40d3      	lsrs	r3, r2
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1ac      	bne.n	8001398 <HAL_RCC_OscConfig+0x814>
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d106      	bne.n	8001456 <HAL_RCC_OscConfig+0x8d2>
 8001448:	4b26      	ldr	r3, [pc, #152]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	4a25      	ldr	r2, [pc, #148]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 800144e:	f043 0301 	orr.w	r3, r3, #1
 8001452:	6213      	str	r3, [r2, #32]
 8001454:	e02f      	b.n	80014b6 <HAL_RCC_OscConfig+0x932>
 8001456:	1d3b      	adds	r3, r7, #4
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d10c      	bne.n	800147a <HAL_RCC_OscConfig+0x8f6>
 8001460:	4b20      	ldr	r3, [pc, #128]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001462:	6a1b      	ldr	r3, [r3, #32]
 8001464:	4a1f      	ldr	r2, [pc, #124]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001466:	f023 0301 	bic.w	r3, r3, #1
 800146a:	6213      	str	r3, [r2, #32]
 800146c:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	4a1c      	ldr	r2, [pc, #112]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001472:	f023 0304 	bic.w	r3, r3, #4
 8001476:	6213      	str	r3, [r2, #32]
 8001478:	e01d      	b.n	80014b6 <HAL_RCC_OscConfig+0x932>
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	2b05      	cmp	r3, #5
 8001482:	d10c      	bne.n	800149e <HAL_RCC_OscConfig+0x91a>
 8001484:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	4a16      	ldr	r2, [pc, #88]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 800148a:	f043 0304 	orr.w	r3, r3, #4
 800148e:	6213      	str	r3, [r2, #32]
 8001490:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001492:	6a1b      	ldr	r3, [r3, #32]
 8001494:	4a13      	ldr	r2, [pc, #76]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	6213      	str	r3, [r2, #32]
 800149c:	e00b      	b.n	80014b6 <HAL_RCC_OscConfig+0x932>
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 80014a0:	6a1b      	ldr	r3, [r3, #32]
 80014a2:	4a10      	ldr	r2, [pc, #64]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 80014a4:	f023 0301 	bic.w	r3, r3, #1
 80014a8:	6213      	str	r3, [r2, #32]
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 80014ac:	6a1b      	ldr	r3, [r3, #32]
 80014ae:	4a0d      	ldr	r2, [pc, #52]	; (80014e4 <HAL_RCC_OscConfig+0x960>)
 80014b0:	f023 0304 	bic.w	r3, r3, #4
 80014b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d05f      	beq.n	8001580 <HAL_RCC_OscConfig+0x9fc>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c0:	f7ff f8c6 	bl	8000650 <HAL_GetTick>
 80014c4:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014c8:	e012      	b.n	80014f0 <HAL_RCC_OscConfig+0x96c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ca:	f7ff f8c1 	bl	8000650 <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014da:	4293      	cmp	r3, r2
 80014dc:	d908      	bls.n	80014f0 <HAL_RCC_OscConfig+0x96c>
        {
          return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e237      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
 80014e2:	bf00      	nop
 80014e4:	40021000 	.word	0x40021000
 80014e8:	42420480 	.word	0x42420480
 80014ec:	40007000 	.word	0x40007000
 80014f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80014f4:	2202      	movs	r2, #2
 80014f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	fa93 f2a3 	rbit	r2, r3
 8001502:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800150c:	2202      	movs	r2, #2
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	fa93 f2a3 	rbit	r2, r3
 800151a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800151e:	601a      	str	r2, [r3, #0]
  return(result);
 8001520:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001524:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001526:	fab3 f383 	clz	r3, r3
 800152a:	b2db      	uxtb	r3, r3
 800152c:	095b      	lsrs	r3, r3, #5
 800152e:	b2db      	uxtb	r3, r3
 8001530:	f043 0302 	orr.w	r3, r3, #2
 8001534:	b2db      	uxtb	r3, r3
 8001536:	2b02      	cmp	r3, #2
 8001538:	d102      	bne.n	8001540 <HAL_RCC_OscConfig+0x9bc>
 800153a:	4bb2      	ldr	r3, [pc, #712]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 800153c:	6a1b      	ldr	r3, [r3, #32]
 800153e:	e001      	b.n	8001544 <HAL_RCC_OscConfig+0x9c0>
 8001540:	4bb0      	ldr	r3, [pc, #704]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 8001542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001544:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001548:	2102      	movs	r1, #2
 800154a:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001550:	6812      	ldr	r2, [r2, #0]
 8001552:	fa92 f1a2 	rbit	r1, r2
 8001556:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800155a:	6011      	str	r1, [r2, #0]
  return(result);
 800155c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001560:	6812      	ldr	r2, [r2, #0]
 8001562:	fab2 f282 	clz	r2, r2
 8001566:	b252      	sxtb	r2, r2
 8001568:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800156c:	b252      	sxtb	r2, r2
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	f002 021f 	and.w	r2, r2, #31
 8001574:	40d3      	lsrs	r3, r2
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	2b00      	cmp	r3, #0
 800157c:	d0a5      	beq.n	80014ca <HAL_RCC_OscConfig+0x946>
 800157e:	e057      	b.n	8001630 <HAL_RCC_OscConfig+0xaac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001580:	f7ff f866 	bl	8000650 <HAL_GetTick>
 8001584:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001588:	e00b      	b.n	80015a2 <HAL_RCC_OscConfig+0xa1e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800158a:	f7ff f861 	bl	8000650 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	f241 3288 	movw	r2, #5000	; 0x1388
 800159a:	4293      	cmp	r3, r2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0xa1e>
        {
          return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e1d7      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
 80015a2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80015a6:	2202      	movs	r2, #2
 80015a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015aa:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	fa93 f2a3 	rbit	r2, r3
 80015b4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80015be:	2202      	movs	r2, #2
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	fa93 f2a3 	rbit	r2, r3
 80015cc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015d0:	601a      	str	r2, [r3, #0]
  return(result);
 80015d2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015d6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015d8:	fab3 f383 	clz	r3, r3
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	095b      	lsrs	r3, r3, #5
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	f043 0302 	orr.w	r3, r3, #2
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d102      	bne.n	80015f2 <HAL_RCC_OscConfig+0xa6e>
 80015ec:	4b85      	ldr	r3, [pc, #532]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	e001      	b.n	80015f6 <HAL_RCC_OscConfig+0xa72>
 80015f2:	4b84      	ldr	r3, [pc, #528]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 80015f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f6:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80015fa:	2102      	movs	r1, #2
 80015fc:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fe:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001602:	6812      	ldr	r2, [r2, #0]
 8001604:	fa92 f1a2 	rbit	r1, r2
 8001608:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800160c:	6011      	str	r1, [r2, #0]
  return(result);
 800160e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	fab2 f282 	clz	r2, r2
 8001618:	b252      	sxtb	r2, r2
 800161a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800161e:	b252      	sxtb	r2, r2
 8001620:	b2d2      	uxtb	r2, r2
 8001622:	f002 021f 	and.w	r2, r2, #31
 8001626:	40d3      	lsrs	r3, r2
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	2b00      	cmp	r3, #0
 800162e:	d1ac      	bne.n	800158a <HAL_RCC_OscConfig+0xa06>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001630:	1d3b      	adds	r3, r7, #4
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 818a 	beq.w	8001950 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800163c:	4b71      	ldr	r3, [pc, #452]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f003 030c 	and.w	r3, r3, #12
 8001644:	2b08      	cmp	r3, #8
 8001646:	f000 8181 	beq.w	800194c <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800164a:	1d3b      	adds	r3, r7, #4
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	69db      	ldr	r3, [r3, #28]
 8001650:	2b02      	cmp	r3, #2
 8001652:	f040 8107 	bne.w	8001864 <HAL_RCC_OscConfig+0xce0>
 8001656:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800165a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800165e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001660:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	fa93 f2a3 	rbit	r2, r3
 800166a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800166e:	601a      	str	r2, [r3, #0]
  return(result);
 8001670:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001674:	681b      	ldr	r3, [r3, #0]
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001676:	fab3 f383 	clz	r3, r3
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001680:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001684:	461a      	mov	r2, r3
 8001686:	2300      	movs	r3, #0
 8001688:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168a:	f7fe ffe1 	bl	8000650 <HAL_GetTick>
 800168e:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001692:	e009      	b.n	80016a8 <HAL_RCC_OscConfig+0xb24>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001694:	f7fe ffdc 	bl	8000650 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0xb24>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e154      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
 80016a8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80016ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	fa93 f2a3 	rbit	r2, r3
 80016bc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80016c0:	601a      	str	r2, [r3, #0]
  return(result);
 80016c2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80016c6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016c8:	fab3 f383 	clz	r3, r3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	095b      	lsrs	r3, r3, #5
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d102      	bne.n	80016e2 <HAL_RCC_OscConfig+0xb5e>
 80016dc:	4b49      	ldr	r3, [pc, #292]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	e00e      	b.n	8001700 <HAL_RCC_OscConfig+0xb7c>
 80016e2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80016e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	fa93 f2a3 	rbit	r2, r3
 80016f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	4b41      	ldr	r3, [pc, #260]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 80016fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001700:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001704:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001708:	6011      	str	r1, [r2, #0]
 800170a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	fa92 f1a2 	rbit	r1, r2
 8001714:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001718:	6011      	str	r1, [r2, #0]
  return(result);
 800171a:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	fab2 f282 	clz	r2, r2
 8001724:	b252      	sxtb	r2, r2
 8001726:	f042 0220 	orr.w	r2, r2, #32
 800172a:	b252      	sxtb	r2, r2
 800172c:	b2d2      	uxtb	r2, r2
 800172e:	f002 021f 	and.w	r2, r2, #31
 8001732:	40d3      	lsrs	r3, r2
 8001734:	f003 0301 	and.w	r3, r3, #1
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1ab      	bne.n	8001694 <HAL_RCC_OscConfig+0xb10>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800173c:	1d3b      	adds	r3, r7, #4
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	6a1b      	ldr	r3, [r3, #32]
 8001742:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001746:	d109      	bne.n	800175c <HAL_RCC_OscConfig+0xbd8>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001748:	4b2e      	ldr	r3, [pc, #184]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	492b      	ldr	r1, [pc, #172]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 8001758:	4313      	orrs	r3, r2
 800175a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800175c:	4b29      	ldr	r3, [pc, #164]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001764:	1d3b      	adds	r3, r7, #4
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	6a19      	ldr	r1, [r3, #32]
 800176a:	1d3b      	adds	r3, r7, #4
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001770:	430b      	orrs	r3, r1
 8001772:	4924      	ldr	r1, [pc, #144]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 8001774:	4313      	orrs	r3, r2
 8001776:	604b      	str	r3, [r1, #4]
 8001778:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800177c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001780:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001782:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	fa93 f2a3 	rbit	r2, r3
 800178c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001790:	601a      	str	r2, [r3, #0]
  return(result);
 8001792:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001796:	681b      	ldr	r3, [r3, #0]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001798:	fab3 f383 	clz	r3, r3
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80017a2:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80017a6:	461a      	mov	r2, r3
 80017a8:	2301      	movs	r3, #1
 80017aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ac:	f7fe ff50 	bl	8000650 <HAL_GetTick>
 80017b0:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017b4:	e009      	b.n	80017ca <HAL_RCC_OscConfig+0xc46>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b6:	f7fe ff4b 	bl	8000650 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0xc46>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e0c3      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
 80017ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	fa93 f2a3 	rbit	r2, r3
 80017de:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017e2:	601a      	str	r2, [r3, #0]
  return(result);
 80017e4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017ea:	fab3 f383 	clz	r3, r3
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	095b      	lsrs	r3, r3, #5
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d104      	bne.n	8001808 <HAL_RCC_OscConfig+0xc84>
 80017fe:	4b01      	ldr	r3, [pc, #4]	; (8001804 <HAL_RCC_OscConfig+0xc80>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	e010      	b.n	8001826 <HAL_RCC_OscConfig+0xca2>
 8001804:	40021000 	.word	0x40021000
 8001808:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800180c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001810:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001812:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	fa93 f2a3 	rbit	r2, r3
 800181c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	4b4e      	ldr	r3, [pc, #312]	; (800195c <HAL_RCC_OscConfig+0xdd8>)
 8001824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001826:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800182a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800182e:	6011      	str	r1, [r2, #0]
 8001830:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001834:	6812      	ldr	r2, [r2, #0]
 8001836:	fa92 f1a2 	rbit	r1, r2
 800183a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800183e:	6011      	str	r1, [r2, #0]
  return(result);
 8001840:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001844:	6812      	ldr	r2, [r2, #0]
 8001846:	fab2 f282 	clz	r2, r2
 800184a:	b252      	sxtb	r2, r2
 800184c:	f042 0220 	orr.w	r2, r2, #32
 8001850:	b252      	sxtb	r2, r2
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	f002 021f 	and.w	r2, r2, #31
 8001858:	40d3      	lsrs	r3, r2
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0a9      	beq.n	80017b6 <HAL_RCC_OscConfig+0xc32>
 8001862:	e075      	b.n	8001950 <HAL_RCC_OscConfig+0xdcc>
 8001864:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001868:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800186c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	fa93 f2a3 	rbit	r2, r3
 8001878:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800187c:	601a      	str	r2, [r3, #0]
  return(result);
 800187e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001882:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001884:	fab3 f383 	clz	r3, r3
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800188e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001892:	461a      	mov	r2, r3
 8001894:	2300      	movs	r3, #0
 8001896:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001898:	f7fe feda 	bl	8000650 <HAL_GetTick>
 800189c:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018a0:	e009      	b.n	80018b6 <HAL_RCC_OscConfig+0xd32>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018a2:	f7fe fed5 	bl	8000650 <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0xd32>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e04d      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
 80018b6:	f107 0320 	add.w	r3, r7, #32
 80018ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c0:	f107 0320 	add.w	r3, r7, #32
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	fa93 f2a3 	rbit	r2, r3
 80018ca:	f107 031c 	add.w	r3, r7, #28
 80018ce:	601a      	str	r2, [r3, #0]
  return(result);
 80018d0:	f107 031c 	add.w	r3, r7, #28
 80018d4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018d6:	fab3 f383 	clz	r3, r3
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	095b      	lsrs	r3, r3, #5
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d102      	bne.n	80018f0 <HAL_RCC_OscConfig+0xd6c>
 80018ea:	4b1c      	ldr	r3, [pc, #112]	; (800195c <HAL_RCC_OscConfig+0xdd8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	e00e      	b.n	800190e <HAL_RCC_OscConfig+0xd8a>
 80018f0:	f107 0318 	add.w	r3, r7, #24
 80018f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fa:	f107 0318 	add.w	r3, r7, #24
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	fa93 f2a3 	rbit	r2, r3
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	4b14      	ldr	r3, [pc, #80]	; (800195c <HAL_RCC_OscConfig+0xdd8>)
 800190c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190e:	f107 0210 	add.w	r2, r7, #16
 8001912:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001916:	6011      	str	r1, [r2, #0]
 8001918:	f107 0210 	add.w	r2, r7, #16
 800191c:	6812      	ldr	r2, [r2, #0]
 800191e:	fa92 f1a2 	rbit	r1, r2
 8001922:	f107 020c 	add.w	r2, r7, #12
 8001926:	6011      	str	r1, [r2, #0]
  return(result);
 8001928:	f107 020c 	add.w	r2, r7, #12
 800192c:	6812      	ldr	r2, [r2, #0]
 800192e:	fab2 f282 	clz	r2, r2
 8001932:	b252      	sxtb	r2, r2
 8001934:	f042 0220 	orr.w	r2, r2, #32
 8001938:	b252      	sxtb	r2, r2
 800193a:	b2d2      	uxtb	r2, r2
 800193c:	f002 021f 	and.w	r2, r2, #31
 8001940:	40d3      	lsrs	r3, r2
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	2b00      	cmp	r3, #0
 8001948:	d1ab      	bne.n	80018a2 <HAL_RCC_OscConfig+0xd1e>
 800194a:	e001      	b.n	8001950 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e000      	b.n	8001952 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	f507 77e0 	add.w	r7, r7, #448	; 0x1c0
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40021000 	.word	0x40021000

08001960 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b0a8      	sub	sp, #160	; 0xa0
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001970:	4bb0      	ldr	r3, [pc, #704]	; (8001c34 <HAL_RCC_ClockConfig+0x2d4>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0307 	and.w	r3, r3, #7
 8001978:	683a      	ldr	r2, [r7, #0]
 800197a:	429a      	cmp	r2, r3
 800197c:	f240 812b 	bls.w	8001bd6 <HAL_RCC_ClockConfig+0x276>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001980:	4bac      	ldr	r3, [pc, #688]	; (8001c34 <HAL_RCC_ClockConfig+0x2d4>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f023 0207 	bic.w	r2, r3, #7
 8001988:	49aa      	ldr	r1, [pc, #680]	; (8001c34 <HAL_RCC_ClockConfig+0x2d4>)
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	4313      	orrs	r3, r2
 800198e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001990:	4ba8      	ldr	r3, [pc, #672]	; (8001c34 <HAL_RCC_ClockConfig+0x2d4>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d001      	beq.n	80019a2 <HAL_RCC_ClockConfig+0x42>
    {
      return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e25d      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
    }
    
#endif /* FLASH_ACR_LATENCY */
    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d008      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x60>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019ae:	4ba2      	ldr	r3, [pc, #648]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	499f      	ldr	r1, [pc, #636]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	604b      	str	r3, [r1, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/ 
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	f000 8225 	beq.w	8001e18 <HAL_RCC_ClockConfig+0x4b8>
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d140      	bne.n	8001a58 <HAL_RCC_ClockConfig+0xf8>
 80019d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019de:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019e2:	fa93 f3a3 	rbit	r3, r3
 80019e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return(result);
 80019ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ee:	fab3 f383 	clz	r3, r3
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	095b      	lsrs	r3, r3, #5
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d102      	bne.n	8001a08 <HAL_RCC_ClockConfig+0xa8>
 8001a02:	4b8d      	ldr	r3, [pc, #564]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	e00b      	b.n	8001a20 <HAL_RCC_ClockConfig+0xc0>
 8001a08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a0c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a14:	fa93 f3a3 	rbit	r3, r3
 8001a18:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001a1c:	4b86      	ldr	r3, [pc, #536]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a20:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a24:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001a28:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001a2c:	fa92 f2a2 	rbit	r2, r2
 8001a30:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
  return(result);
 8001a34:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001a38:	fab2 f282 	clz	r2, r2
 8001a3c:	b252      	sxtb	r2, r2
 8001a3e:	f042 0220 	orr.w	r2, r2, #32
 8001a42:	b252      	sxtb	r2, r2
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	f002 021f 	and.w	r2, r2, #31
 8001a4a:	40d3      	lsrs	r3, r2
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d170      	bne.n	8001b36 <HAL_RCC_ClockConfig+0x1d6>
        {
          return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e202      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d137      	bne.n	8001ad0 <HAL_RCC_ClockConfig+0x170>
 8001a60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a68:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a6c:	fa93 f3a3 	rbit	r3, r3
 8001a70:	67fb      	str	r3, [r7, #124]	; 0x7c
  return(result);
 8001a72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a74:	fab3 f383 	clz	r3, r3
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	095b      	lsrs	r3, r3, #5
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d102      	bne.n	8001a8e <HAL_RCC_ClockConfig+0x12e>
 8001a88:	4b6b      	ldr	r3, [pc, #428]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	e008      	b.n	8001aa0 <HAL_RCC_ClockConfig+0x140>
 8001a8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a92:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a96:	fa93 f3a3 	rbit	r3, r3
 8001a9a:	677b      	str	r3, [r7, #116]	; 0x74
 8001a9c:	4b66      	ldr	r3, [pc, #408]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001aa4:	673a      	str	r2, [r7, #112]	; 0x70
 8001aa6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001aa8:	fa92 f2a2 	rbit	r2, r2
 8001aac:	66fa      	str	r2, [r7, #108]	; 0x6c
  return(result);
 8001aae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001ab0:	fab2 f282 	clz	r2, r2
 8001ab4:	b252      	sxtb	r2, r2
 8001ab6:	f042 0220 	orr.w	r2, r2, #32
 8001aba:	b252      	sxtb	r2, r2
 8001abc:	b2d2      	uxtb	r2, r2
 8001abe:	f002 021f 	and.w	r2, r2, #31
 8001ac2:	40d3      	lsrs	r3, r2
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d134      	bne.n	8001b36 <HAL_RCC_ClockConfig+0x1d6>
        {
          return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e1c6      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ad6:	fa93 f3a3 	rbit	r3, r3
 8001ada:	667b      	str	r3, [r7, #100]	; 0x64
  return(result);
 8001adc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ade:	fab3 f383 	clz	r3, r3
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	095b      	lsrs	r3, r3, #5
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d102      	bne.n	8001af8 <HAL_RCC_ClockConfig+0x198>
 8001af2:	4b51      	ldr	r3, [pc, #324]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	e007      	b.n	8001b08 <HAL_RCC_ClockConfig+0x1a8>
 8001af8:	2302      	movs	r3, #2
 8001afa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001afe:	fa93 f3a3 	rbit	r3, r3
 8001b02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b04:	4b4c      	ldr	r3, [pc, #304]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b08:	2202      	movs	r2, #2
 8001b0a:	65ba      	str	r2, [r7, #88]	; 0x58
 8001b0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b0e:	fa92 f2a2 	rbit	r2, r2
 8001b12:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001b14:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b16:	fab2 f282 	clz	r2, r2
 8001b1a:	b252      	sxtb	r2, r2
 8001b1c:	f042 0220 	orr.w	r2, r2, #32
 8001b20:	b252      	sxtb	r2, r2
 8001b22:	b2d2      	uxtb	r2, r2
 8001b24:	f002 021f 	and.w	r2, r2, #31
 8001b28:	40d3      	lsrs	r3, r2
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <HAL_RCC_ClockConfig+0x1d6>
        {
          return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e193      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b36:	4b40      	ldr	r3, [pc, #256]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f023 0203 	bic.w	r2, r3, #3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	493d      	ldr	r1, [pc, #244]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001b44:	4313      	orrs	r3, r2
 8001b46:	604b      	str	r3, [r1, #4]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b48:	f7fe fd82 	bl	8000650 <HAL_GetTick>
 8001b4c:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d113      	bne.n	8001b80 <HAL_RCC_ClockConfig+0x220>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b58:	e00b      	b.n	8001b72 <HAL_RCC_ClockConfig+0x212>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b5a:	f7fe fd79 	bl	8000650 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_ClockConfig+0x212>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e175      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b72:	4b31      	ldr	r3, [pc, #196]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d1ed      	bne.n	8001b5a <HAL_RCC_ClockConfig+0x1fa>
 8001b7e:	e14b      	b.n	8001e18 <HAL_RCC_ClockConfig+0x4b8>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d11f      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0x268>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b88:	e00b      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x242>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b8a:	f7fe fd61 	bl	8000650 <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_ClockConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e15d      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ba2:	4b25      	ldr	r3, [pc, #148]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f003 030c 	and.w	r3, r3, #12
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	d1ed      	bne.n	8001b8a <HAL_RCC_ClockConfig+0x22a>
 8001bae:	e133      	b.n	8001e18 <HAL_RCC_ClockConfig+0x4b8>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb0:	f7fe fd4e 	bl	8000650 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_ClockConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e14a      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f003 030c 	and.w	r3, r3, #12
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d1ed      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0x250>
 8001bd4:	e120      	b.n	8001e18 <HAL_RCC_ClockConfig+0x4b8>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d008      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x294>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001be2:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	4912      	ldr	r1, [pc, #72]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
    }
    
    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f000 80fa 	beq.w	8001df6 <HAL_RCC_ClockConfig+0x496>
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d139      	bne.n	8001c7e <HAL_RCC_ClockConfig+0x31e>
 8001c0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c0e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c12:	fa93 f3a3 	rbit	r3, r3
 8001c16:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8001c18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1a:	fab3 f383 	clz	r3, r3
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	095b      	lsrs	r3, r3, #5
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d106      	bne.n	8001c3c <HAL_RCC_ClockConfig+0x2dc>
 8001c2e:	4b02      	ldr	r3, [pc, #8]	; (8001c38 <HAL_RCC_ClockConfig+0x2d8>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	e00c      	b.n	8001c4e <HAL_RCC_ClockConfig+0x2ee>
 8001c34:	40022000 	.word	0x40022000
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c40:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c44:	fa93 f3a3 	rbit	r3, r3
 8001c48:	647b      	str	r3, [r7, #68]	; 0x44
 8001c4a:	4b87      	ldr	r3, [pc, #540]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c52:	643a      	str	r2, [r7, #64]	; 0x40
 8001c54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c56:	fa92 f2a2 	rbit	r2, r2
 8001c5a:	63fa      	str	r2, [r7, #60]	; 0x3c
  return(result);
 8001c5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c5e:	fab2 f282 	clz	r2, r2
 8001c62:	b252      	sxtb	r2, r2
 8001c64:	f042 0220 	orr.w	r2, r2, #32
 8001c68:	b252      	sxtb	r2, r2
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	f002 021f 	and.w	r2, r2, #31
 8001c70:	40d3      	lsrs	r3, r2
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d16e      	bne.n	8001d58 <HAL_RCC_ClockConfig+0x3f8>
        {
          return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e0ef      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d135      	bne.n	8001cf2 <HAL_RCC_ClockConfig+0x392>
 8001c86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c8a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c8e:	fa93 f3a3 	rbit	r3, r3
 8001c92:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8001c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c96:	fab3 f383 	clz	r3, r3
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	095b      	lsrs	r3, r3, #5
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d102      	bne.n	8001cb0 <HAL_RCC_ClockConfig+0x350>
 8001caa:	4b6f      	ldr	r3, [pc, #444]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_ClockConfig+0x362>
 8001cb0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cb4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cb8:	fa93 f3a3 	rbit	r3, r3
 8001cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cbe:	4b6a      	ldr	r3, [pc, #424]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cc6:	62ba      	str	r2, [r7, #40]	; 0x28
 8001cc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cca:	fa92 f2a2 	rbit	r2, r2
 8001cce:	627a      	str	r2, [r7, #36]	; 0x24
  return(result);
 8001cd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cd2:	fab2 f282 	clz	r2, r2
 8001cd6:	b252      	sxtb	r2, r2
 8001cd8:	f042 0220 	orr.w	r2, r2, #32
 8001cdc:	b252      	sxtb	r2, r2
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	f002 021f 	and.w	r2, r2, #31
 8001ce4:	40d3      	lsrs	r3, r2
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d134      	bne.n	8001d58 <HAL_RCC_ClockConfig+0x3f8>
        {
          return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e0b5      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf6:	6a3b      	ldr	r3, [r7, #32]
 8001cf8:	fa93 f3a3 	rbit	r3, r3
 8001cfc:	61fb      	str	r3, [r7, #28]
  return(result);
 8001cfe:	69fb      	ldr	r3, [r7, #28]
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d00:	fab3 f383 	clz	r3, r3
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	095b      	lsrs	r3, r3, #5
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d102      	bne.n	8001d1a <HAL_RCC_ClockConfig+0x3ba>
 8001d14:	4b54      	ldr	r3, [pc, #336]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	e007      	b.n	8001d2a <HAL_RCC_ClockConfig+0x3ca>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	fa93 f3a3 	rbit	r3, r3
 8001d24:	617b      	str	r3, [r7, #20]
 8001d26:	4b50      	ldr	r3, [pc, #320]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	613a      	str	r2, [r7, #16]
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	fa92 f2a2 	rbit	r2, r2
 8001d34:	60fa      	str	r2, [r7, #12]
  return(result);
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	fab2 f282 	clz	r2, r2
 8001d3c:	b252      	sxtb	r2, r2
 8001d3e:	f042 0220 	orr.w	r2, r2, #32
 8001d42:	b252      	sxtb	r2, r2
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	f002 021f 	and.w	r2, r2, #31
 8001d4a:	40d3      	lsrs	r3, r2
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <HAL_RCC_ClockConfig+0x3f8>
        {
          return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e082      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d58:	4b43      	ldr	r3, [pc, #268]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f023 0203 	bic.w	r2, r3, #3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	4940      	ldr	r1, [pc, #256]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001d66:	4313      	orrs	r3, r2
 8001d68:	604b      	str	r3, [r1, #4]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d6a:	f7fe fc71 	bl	8000650 <HAL_GetTick>
 8001d6e:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d113      	bne.n	8001da2 <HAL_RCC_ClockConfig+0x442>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d7a:	e00b      	b.n	8001d94 <HAL_RCC_ClockConfig+0x434>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d7c:	f7fe fc68 	bl	8000650 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d901      	bls.n	8001d94 <HAL_RCC_ClockConfig+0x434>
          {
            return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e064      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d94:	4b34      	ldr	r3, [pc, #208]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f003 030c 	and.w	r3, r3, #12
 8001d9c:	2b04      	cmp	r3, #4
 8001d9e:	d1ed      	bne.n	8001d7c <HAL_RCC_ClockConfig+0x41c>
 8001da0:	e029      	b.n	8001df6 <HAL_RCC_ClockConfig+0x496>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d11f      	bne.n	8001dea <HAL_RCC_ClockConfig+0x48a>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001daa:	e00b      	b.n	8001dc4 <HAL_RCC_ClockConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dac:	f7fe fc50 	bl	8000650 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_ClockConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e04c      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dc4:	4b28      	ldr	r3, [pc, #160]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f003 030c 	and.w	r3, r3, #12
 8001dcc:	2b08      	cmp	r3, #8
 8001dce:	d1ed      	bne.n	8001dac <HAL_RCC_ClockConfig+0x44c>
 8001dd0:	e011      	b.n	8001df6 <HAL_RCC_ClockConfig+0x496>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd2:	f7fe fc3d 	bl	8000650 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_ClockConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e039      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dea:	4b1f      	ldr	r3, [pc, #124]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 030c 	and.w	r3, r3, #12
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d1ed      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0x472>
        }
      }      
    } 
    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001df6:	4b1d      	ldr	r3, [pc, #116]	; (8001e6c <HAL_RCC_ClockConfig+0x50c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f023 0207 	bic.w	r2, r3, #7
 8001dfe:	491b      	ldr	r1, [pc, #108]	; (8001e6c <HAL_RCC_ClockConfig+0x50c>)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e06:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <HAL_RCC_ClockConfig+0x50c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d001      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x4b8>
    {
      return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e022      	b.n	8001e5e <HAL_RCC_ClockConfig+0x4fe>
    }
  }
#endif /* FLASH_ACR_LATENCY */
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d008      	beq.n	8001e36 <HAL_RCC_ClockConfig+0x4d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e24:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	490d      	ldr	r1, [pc, #52]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d009      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x4f6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e42:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	4905      	ldr	r1, [pc, #20]	; (8001e68 <HAL_RCC_ClockConfig+0x508>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]
  }
 
  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e56:	2000      	movs	r0, #0
 8001e58:	f7fe fbd0 	bl	80005fc <HAL_InitTick>
  
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	37a0      	adds	r7, #160	; 0xa0
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	40022000 	.word	0x40022000

08001e70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e70:	b490      	push	{r4, r7}
 8001e72:	b08e      	sub	sp, #56	; 0x38
 8001e74:	af00      	add	r7, sp, #0
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e76:	4b35      	ldr	r3, [pc, #212]	; (8001f4c <HAL_RCC_GetSysClockFreq+0xdc>)
 8001e78:	1d3c      	adds	r4, r7, #4
 8001e7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8001e80:	4b33      	ldr	r3, [pc, #204]	; (8001f50 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e8e:	2300      	movs	r3, #0
 8001e90:	637b      	str	r3, [r7, #52]	; 0x34
 8001e92:	2300      	movs	r3, #0
 8001e94:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0;
 8001e96:	2300      	movs	r3, #0
 8001e98:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8001e9a:	4b2e      	ldr	r3, [pc, #184]	; (8001f54 <HAL_RCC_GetSysClockFreq+0xe4>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea2:	f003 030c 	and.w	r3, r3, #12
 8001ea6:	2b04      	cmp	r3, #4
 8001ea8:	d002      	beq.n	8001eb0 <HAL_RCC_GetSysClockFreq+0x40>
 8001eaa:	2b08      	cmp	r3, #8
 8001eac:	d003      	beq.n	8001eb6 <HAL_RCC_GetSysClockFreq+0x46>
 8001eae:	e043      	b.n	8001f38 <HAL_RCC_GetSysClockFreq+0xc8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001eb0:	4b29      	ldr	r3, [pc, #164]	; (8001f58 <HAL_RCC_GetSysClockFreq+0xe8>)
 8001eb2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001eb4:	e043      	b.n	8001f3e <HAL_RCC_GetSysClockFreq+0xce>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8001eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eb8:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ebc:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001ec0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec2:	6a3b      	ldr	r3, [r7, #32]
 8001ec4:	fa93 f3a3 	rbit	r3, r3
 8001ec8:	61fb      	str	r3, [r7, #28]
  return(result);
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	fab3 f383 	clz	r3, r3
 8001ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001ed8:	4413      	add	r3, r2
 8001eda:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ee2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d01e      	beq.n	8001f28 <HAL_RCC_GetSysClockFreq+0xb8>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8001eea:	4b1a      	ldr	r3, [pc, #104]	; (8001f54 <HAL_RCC_GetSysClockFreq+0xe4>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001ef2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ef6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	fa93 f3a3 	rbit	r3, r3
 8001efe:	617b      	str	r3, [r7, #20]
  return(result);
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	fab3 f383 	clz	r3, r3
 8001f06:	fa22 f303 	lsr.w	r3, r2, r3
 8001f0a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001f0e:	4413      	add	r3, r2
 8001f10:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8001f14:	62bb      	str	r3, [r7, #40]	; 0x28
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8001f16:	4a10      	ldr	r2, [pc, #64]	; (8001f58 <HAL_RCC_GetSysClockFreq+0xe8>)
 8001f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f1a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f20:	fb02 f303 	mul.w	r3, r2, r3
 8001f24:	637b      	str	r3, [r7, #52]	; 0x34
 8001f26:	e004      	b.n	8001f32 <HAL_RCC_GetSysClockFreq+0xc2>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2a:	4a0c      	ldr	r2, [pc, #48]	; (8001f5c <HAL_RCC_GetSysClockFreq+0xec>)
 8001f2c:	fb02 f303 	mul.w	r3, r2, r3
 8001f30:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 8001f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f34:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f36:	e002      	b.n	8001f3e <HAL_RCC_GetSysClockFreq+0xce>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f38:	4b07      	ldr	r3, [pc, #28]	; (8001f58 <HAL_RCC_GetSysClockFreq+0xe8>)
 8001f3a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3738      	adds	r7, #56	; 0x38
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc90      	pop	{r4, r7}
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	0800279c 	.word	0x0800279c
 8001f50:	080027ac 	.word	0x080027ac
 8001f54:	40021000 	.word	0x40021000
 8001f58:	007a1200 	.word	0x007a1200
 8001f5c:	003d0900 	.word	0x003d0900

08001f60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> aAPBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001f66:	f7ff ff83 	bl	8001e70 <HAL_RCC_GetSysClockFreq>
 8001f6a:	4601      	mov	r1, r0
 8001f6c:	4b0d      	ldr	r3, [pc, #52]	; (8001fa4 <HAL_RCC_GetHCLKFreq+0x44>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f74:	23f0      	movs	r3, #240	; 0xf0
 8001f76:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	603b      	str	r3, [r7, #0]
  return(result);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	fab3 f383 	clz	r3, r3
 8001f86:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8a:	4a07      	ldr	r2, [pc, #28]	; (8001fa8 <HAL_RCC_GetHCLKFreq+0x48>)
 8001f8c:	5cd3      	ldrb	r3, [r2, r3]
 8001f8e:	fa21 f303 	lsr.w	r3, r1, r3
 8001f92:	4a06      	ldr	r2, [pc, #24]	; (8001fac <HAL_RCC_GetHCLKFreq+0x4c>)
 8001f94:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8001f96:	4b05      	ldr	r3, [pc, #20]	; (8001fac <HAL_RCC_GetHCLKFreq+0x4c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	080027b0 	.word	0x080027b0
 8001fac:	20000000 	.word	0x20000000

08001fb0 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d101      	bne.n	8001fc2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e01d      	b.n	8001ffe <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d106      	bne.n	8001fdc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7fe fa90 	bl	80004fc <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2202      	movs	r2, #2
 8001fe0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3304      	adds	r3, #4
 8001fec:	4619      	mov	r1, r3
 8001fee:	4610      	mov	r0, r2
 8001ff0:	f000 f904 	bl	80021fc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2201      	movs	r2, #1
 8002018:	6839      	ldr	r1, [r7, #0]
 800201a:	4618      	mov	r0, r3
 800201c:	f000 fb28 	bl	8002670 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a10      	ldr	r2, [pc, #64]	; (8002068 <HAL_TIM_PWM_Start+0x60>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d004      	beq.n	8002034 <HAL_TIM_PWM_Start+0x2c>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a0f      	ldr	r2, [pc, #60]	; (800206c <HAL_TIM_PWM_Start+0x64>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d101      	bne.n	8002038 <HAL_TIM_PWM_Start+0x30>
 8002034:	2301      	movs	r3, #1
 8002036:	e000      	b.n	800203a <HAL_TIM_PWM_Start+0x32>
 8002038:	2300      	movs	r3, #0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d007      	beq.n	800204e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800204c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f042 0201 	orr.w	r2, r2, #1
 800205c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40012c00 	.word	0x40012c00
 800206c:	40013400 	.word	0x40013400

08002070 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002086:	2302      	movs	r3, #2
 8002088:	e0b4      	b.n	80021f4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2202      	movs	r2, #2
 8002096:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  switch (Channel)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2b0c      	cmp	r3, #12
 800209e:	f200 809f 	bhi.w	80021e0 <HAL_TIM_PWM_ConfigChannel+0x170>
 80020a2:	a201      	add	r2, pc, #4	; (adr r2, 80020a8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80020a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a8:	080020dd 	.word	0x080020dd
 80020ac:	080021e1 	.word	0x080021e1
 80020b0:	080021e1 	.word	0x080021e1
 80020b4:	080021e1 	.word	0x080021e1
 80020b8:	0800211d 	.word	0x0800211d
 80020bc:	080021e1 	.word	0x080021e1
 80020c0:	080021e1 	.word	0x080021e1
 80020c4:	080021e1 	.word	0x080021e1
 80020c8:	0800215f 	.word	0x0800215f
 80020cc:	080021e1 	.word	0x080021e1
 80020d0:	080021e1 	.word	0x080021e1
 80020d4:	080021e1 	.word	0x080021e1
 80020d8:	0800219f 	.word	0x0800219f
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68b9      	ldr	r1, [r7, #8]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f000 f900 	bl	80022e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	699a      	ldr	r2, [r3, #24]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f042 0208 	orr.w	r2, r2, #8
 80020f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	699a      	ldr	r2, [r3, #24]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 0204 	bic.w	r2, r2, #4
 8002106:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6999      	ldr	r1, [r3, #24]
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	691a      	ldr	r2, [r3, #16]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	619a      	str	r2, [r3, #24]
    }
    break;
 800211a:	e062      	b.n	80021e2 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	68b9      	ldr	r1, [r7, #8]
 8002122:	4618      	mov	r0, r3
 8002124:	f000 f956 	bl	80023d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	699a      	ldr	r2, [r3, #24]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002136:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	699a      	ldr	r2, [r3, #24]
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002146:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6999      	ldr	r1, [r3, #24]
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	021a      	lsls	r2, r3, #8
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	430a      	orrs	r2, r1
 800215a:	619a      	str	r2, [r3, #24]
    }
    break;
 800215c:	e041      	b.n	80021e2 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68b9      	ldr	r1, [r7, #8]
 8002164:	4618      	mov	r0, r3
 8002166:	f000 f9af 	bl	80024c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	69da      	ldr	r2, [r3, #28]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f042 0208 	orr.w	r2, r2, #8
 8002178:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	69da      	ldr	r2, [r3, #28]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 0204 	bic.w	r2, r2, #4
 8002188:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	69d9      	ldr	r1, [r3, #28]
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	691a      	ldr	r2, [r3, #16]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	61da      	str	r2, [r3, #28]
    }
    break;
 800219c:	e021      	b.n	80021e2 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68b9      	ldr	r1, [r7, #8]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 fa09 	bl	80025bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	69da      	ldr	r2, [r3, #28]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021b8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	69da      	ldr	r2, [r3, #28]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	69d9      	ldr	r1, [r3, #28]
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	021a      	lsls	r2, r3, #8
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	430a      	orrs	r2, r1
 80021dc:	61da      	str	r2, [r3, #28]
    }
    break;
 80021de:	e000      	b.n	80021e2 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 80021e0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2201      	movs	r2, #1
 80021e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a30      	ldr	r2, [pc, #192]	; (80022d4 <TIM_Base_SetConfig+0xd8>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d013      	beq.n	8002240 <TIM_Base_SetConfig+0x44>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a2f      	ldr	r2, [pc, #188]	; (80022d8 <TIM_Base_SetConfig+0xdc>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d00f      	beq.n	8002240 <TIM_Base_SetConfig+0x44>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002226:	d00b      	beq.n	8002240 <TIM_Base_SetConfig+0x44>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a2c      	ldr	r2, [pc, #176]	; (80022dc <TIM_Base_SetConfig+0xe0>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d007      	beq.n	8002240 <TIM_Base_SetConfig+0x44>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a2b      	ldr	r2, [pc, #172]	; (80022e0 <TIM_Base_SetConfig+0xe4>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d003      	beq.n	8002240 <TIM_Base_SetConfig+0x44>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a2a      	ldr	r2, [pc, #168]	; (80022e4 <TIM_Base_SetConfig+0xe8>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d108      	bne.n	8002252 <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002246:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	4313      	orrs	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a1f      	ldr	r2, [pc, #124]	; (80022d4 <TIM_Base_SetConfig+0xd8>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d013      	beq.n	8002282 <TIM_Base_SetConfig+0x86>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a1e      	ldr	r2, [pc, #120]	; (80022d8 <TIM_Base_SetConfig+0xdc>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d00f      	beq.n	8002282 <TIM_Base_SetConfig+0x86>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002268:	d00b      	beq.n	8002282 <TIM_Base_SetConfig+0x86>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a1b      	ldr	r2, [pc, #108]	; (80022dc <TIM_Base_SetConfig+0xe0>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d007      	beq.n	8002282 <TIM_Base_SetConfig+0x86>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a1a      	ldr	r2, [pc, #104]	; (80022e0 <TIM_Base_SetConfig+0xe4>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d003      	beq.n	8002282 <TIM_Base_SetConfig+0x86>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a19      	ldr	r2, [pc, #100]	; (80022e4 <TIM_Base_SetConfig+0xe8>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d108      	bne.n	8002294 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	4313      	orrs	r3, r2
 8002292:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a09      	ldr	r2, [pc, #36]	; (80022d4 <TIM_Base_SetConfig+0xd8>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d003      	beq.n	80022ba <TIM_Base_SetConfig+0xbe>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a08      	ldr	r2, [pc, #32]	; (80022d8 <TIM_Base_SetConfig+0xdc>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d103      	bne.n	80022c2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	691a      	ldr	r2, [r3, #16]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2201      	movs	r2, #1
 80022c6:	615a      	str	r2, [r3, #20]
}
 80022c8:	bf00      	nop
 80022ca:	3714      	adds	r7, #20
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bc80      	pop	{r7}
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	40012c00 	.word	0x40012c00
 80022d8:	40013400 	.word	0x40013400
 80022dc:	40000400 	.word	0x40000400
 80022e0:	40000800 	.word	0x40000800
 80022e4:	40000c00 	.word	0x40000c00

080022e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b087      	sub	sp, #28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	f023 0201 	bic.w	r2, r3, #1
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002322:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f023 0303 	bic.w	r3, r3, #3
 800232a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	4313      	orrs	r3, r2
 8002334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	f023 0302 	bic.w	r3, r3, #2
 800233c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	4313      	orrs	r3, r2
 8002346:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a20      	ldr	r2, [pc, #128]	; (80023cc <TIM_OC1_SetConfig+0xe4>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d003      	beq.n	8002358 <TIM_OC1_SetConfig+0x70>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a1f      	ldr	r2, [pc, #124]	; (80023d0 <TIM_OC1_SetConfig+0xe8>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d10c      	bne.n	8002372 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	f023 0308 	bic.w	r3, r3, #8
 800235e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	4313      	orrs	r3, r2
 8002368:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	f023 0304 	bic.w	r3, r3, #4
 8002370:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a15      	ldr	r2, [pc, #84]	; (80023cc <TIM_OC1_SetConfig+0xe4>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d003      	beq.n	8002382 <TIM_OC1_SetConfig+0x9a>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a14      	ldr	r2, [pc, #80]	; (80023d0 <TIM_OC1_SetConfig+0xe8>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d111      	bne.n	80023a6 <TIM_OC1_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002388:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002390:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	695b      	ldr	r3, [r3, #20]
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	4313      	orrs	r3, r2
 800239a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	621a      	str	r2, [r3, #32]
}
 80023c0:	bf00      	nop
 80023c2:	371c      	adds	r7, #28
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bc80      	pop	{r7}
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	40012c00 	.word	0x40012c00
 80023d0:	40013400 	.word	0x40013400

080023d4 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b087      	sub	sp, #28
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80023de:	2300      	movs	r3, #0
 80023e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80023e2:	2300      	movs	r3, #0
 80023e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	f023 0210 	bic.w	r2, r3, #16
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800240e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002416:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	4313      	orrs	r3, r2
 8002422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f023 0320 	bic.w	r3, r3, #32
 800242a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	011b      	lsls	r3, r3, #4
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	4313      	orrs	r3, r2
 8002436:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a21      	ldr	r2, [pc, #132]	; (80024c0 <TIM_OC2_SetConfig+0xec>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d003      	beq.n	8002448 <TIM_OC2_SetConfig+0x74>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a20      	ldr	r2, [pc, #128]	; (80024c4 <TIM_OC2_SetConfig+0xf0>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d10d      	bne.n	8002464 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800244e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	697a      	ldr	r2, [r7, #20]
 8002458:	4313      	orrs	r3, r2
 800245a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002462:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a16      	ldr	r2, [pc, #88]	; (80024c0 <TIM_OC2_SetConfig+0xec>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d003      	beq.n	8002474 <TIM_OC2_SetConfig+0xa0>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a15      	ldr	r2, [pc, #84]	; (80024c4 <TIM_OC2_SetConfig+0xf0>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d113      	bne.n	800249c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800247a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002482:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4313      	orrs	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4313      	orrs	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	697a      	ldr	r2, [r7, #20]
 80024b4:	621a      	str	r2, [r3, #32]
}
 80024b6:	bf00      	nop
 80024b8:	371c      	adds	r7, #28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr
 80024c0:	40012c00 	.word	0x40012c00
 80024c4:	40013400 	.word	0x40013400

080024c8 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b087      	sub	sp, #28
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 80024da:	2300      	movs	r3, #0
 80024dc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a1b      	ldr	r3, [r3, #32]
 80024e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a1b      	ldr	r3, [r3, #32]
 80024ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f023 0303 	bic.w	r3, r3, #3
 800250a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68fa      	ldr	r2, [r7, #12]
 8002512:	4313      	orrs	r3, r2
 8002514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800251c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	021b      	lsls	r3, r3, #8
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	4313      	orrs	r3, r2
 8002528:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a21      	ldr	r2, [pc, #132]	; (80025b4 <TIM_OC3_SetConfig+0xec>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d003      	beq.n	800253a <TIM_OC3_SetConfig+0x72>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a20      	ldr	r2, [pc, #128]	; (80025b8 <TIM_OC3_SetConfig+0xf0>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d10d      	bne.n	8002556 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002540:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	021b      	lsls	r3, r3, #8
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	4313      	orrs	r3, r2
 800254c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002554:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a16      	ldr	r2, [pc, #88]	; (80025b4 <TIM_OC3_SetConfig+0xec>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d003      	beq.n	8002566 <TIM_OC3_SetConfig+0x9e>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a15      	ldr	r2, [pc, #84]	; (80025b8 <TIM_OC3_SetConfig+0xf0>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d113      	bne.n	800258e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800256c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	695b      	ldr	r3, [r3, #20]
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4313      	orrs	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	011b      	lsls	r3, r3, #4
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	4313      	orrs	r3, r2
 800258c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	697a      	ldr	r2, [r7, #20]
 80025a6:	621a      	str	r2, [r3, #32]
}
 80025a8:	bf00      	nop
 80025aa:	371c      	adds	r7, #28
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	40012c00 	.word	0x40012c00
 80025b8:	40013400 	.word	0x40013400

080025bc <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025bc:	b480      	push	{r7}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 80025ca:	2300      	movs	r3, #0
 80025cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025f6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025fe:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	021b      	lsls	r3, r3, #8
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	4313      	orrs	r3, r2
 800260a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002612:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	031b      	lsls	r3, r3, #12
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	4313      	orrs	r3, r2
 800261e:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a11      	ldr	r2, [pc, #68]	; (8002668 <TIM_OC4_SetConfig+0xac>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d003      	beq.n	8002630 <TIM_OC4_SetConfig+0x74>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a10      	ldr	r2, [pc, #64]	; (800266c <TIM_OC4_SetConfig+0xb0>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d109      	bne.n	8002644 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002636:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	019b      	lsls	r3, r3, #6
 800263e:	697a      	ldr	r2, [r7, #20]
 8002640:	4313      	orrs	r3, r2
 8002642:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	621a      	str	r2, [r3, #32]
}
 800265e:	bf00      	nop
 8002660:	371c      	adds	r7, #28
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr
 8002668:	40012c00 	.word	0x40012c00
 800266c:	40013400 	.word	0x40013400

08002670 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002670:	b480      	push	{r7}
 8002672:	b087      	sub	sp, #28
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002680:	2201      	movs	r2, #1
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6a1a      	ldr	r2, [r3, #32]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	43db      	mvns	r3, r3
 8002692:	401a      	ands	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6a1a      	ldr	r2, [r3, #32]
 800269c:	6879      	ldr	r1, [r7, #4]
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	fa01 f303 	lsl.w	r3, r1, r3
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	621a      	str	r2, [r3, #32]
}
 80026aa:	bf00      	nop
 80026ac:	371c      	adds	r7, #28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr

080026b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d101      	bne.n	80026cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026c8:	2302      	movs	r3, #2
 80026ca:	e032      	b.n	8002732 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2202      	movs	r2, #2
 80026d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80026ea:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6859      	ldr	r1, [r3, #4]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800270c:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6899      	ldr	r1, [r3, #8]
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685a      	ldr	r2, [r3, #4]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr

0800273c <__libc_init_array>:
 800273c:	b570      	push	{r4, r5, r6, lr}
 800273e:	2500      	movs	r5, #0
 8002740:	4e0c      	ldr	r6, [pc, #48]	; (8002774 <__libc_init_array+0x38>)
 8002742:	4c0d      	ldr	r4, [pc, #52]	; (8002778 <__libc_init_array+0x3c>)
 8002744:	1ba4      	subs	r4, r4, r6
 8002746:	10a4      	asrs	r4, r4, #2
 8002748:	42a5      	cmp	r5, r4
 800274a:	d109      	bne.n	8002760 <__libc_init_array+0x24>
 800274c:	f000 f81a 	bl	8002784 <_init>
 8002750:	2500      	movs	r5, #0
 8002752:	4e0a      	ldr	r6, [pc, #40]	; (800277c <__libc_init_array+0x40>)
 8002754:	4c0a      	ldr	r4, [pc, #40]	; (8002780 <__libc_init_array+0x44>)
 8002756:	1ba4      	subs	r4, r4, r6
 8002758:	10a4      	asrs	r4, r4, #2
 800275a:	42a5      	cmp	r5, r4
 800275c:	d105      	bne.n	800276a <__libc_init_array+0x2e>
 800275e:	bd70      	pop	{r4, r5, r6, pc}
 8002760:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002764:	4798      	blx	r3
 8002766:	3501      	adds	r5, #1
 8002768:	e7ee      	b.n	8002748 <__libc_init_array+0xc>
 800276a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800276e:	4798      	blx	r3
 8002770:	3501      	adds	r5, #1
 8002772:	e7f2      	b.n	800275a <__libc_init_array+0x1e>
 8002774:	080027c0 	.word	0x080027c0
 8002778:	080027c0 	.word	0x080027c0
 800277c:	080027c0 	.word	0x080027c0
 8002780:	080027c4 	.word	0x080027c4

08002784 <_init>:
 8002784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002786:	bf00      	nop
 8002788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800278a:	bc08      	pop	{r3}
 800278c:	469e      	mov	lr, r3
 800278e:	4770      	bx	lr

08002790 <_fini>:
 8002790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002792:	bf00      	nop
 8002794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002796:	bc08      	pop	{r3}
 8002798:	469e      	mov	lr, r3
 800279a:	4770      	bx	lr
