Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: glib_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "glib_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "glib_top"
Output Format                      : NGC
Target Device                      : xc6vlx130t-1-ff1156

---- Source Options
Top Module Name                    : glib_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "ipcore_dir/aurora_8b10b_1/example_design" "ipcore_dir/aurora_8b10b_2/example_design" "remote_sources/_/_/src/system/cdce/cdce_phase_mon_v2/dpram" "remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo" "remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo" "remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram" "remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram" "remote_sources/_/_/src/system/ipbus/ipbus_glib/dpbr8" "remote_sources/_/_/src/system/ipbus/ipbus_glib/dpbr_8_32" "remote_sources/_/_/src/system/cdce/cdce_phase_mon_v2/pll" "remote_sources/_/_/src/system/pll" "C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\aurora_standard_cc_module.v" into library work
Parsing module <aurora_STANDARD_CC_MODULE>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\aurora_reset_logic.v" into library work
Parsing module <aurora_RESET_LOGIC>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\aurora_clock_module.v" into library work
Parsing module <aurora_CLOCK_MODULE>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Data_IO.v" into library work
Parsing module <Data_FSM>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\CLK_Counter.v" into library work
Parsing module <CLK_Timer>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module_2.v" into library work
Parsing module <aurora_test_2>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module.v" into library work
Parsing module <aurora_test_1>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\ST_io_block.v" into library work
Parsing verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\/Constants.txt" included at line 7.
Parsing verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\/Address.txt" included at line 8.
Parsing module <ST_io_block>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\ST_stub_tagging_top.v" into library work
Parsing verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\/Constants.txt" included at line 3.
Parsing module <ST_stub_tagging_top>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ip_checksum_8bit.v" into library work
Parsing module <ip_checksum_8bit>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\stub_processing_top.v" into library work
Parsing verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\/Constants.txt" included at line 7.
Parsing verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\/Address.txt" included at line 8.
Parsing module <stub_processing_top>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetresp.v" into library work
Parsing module <sub_packetresp>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetreq.v" into library work
Parsing module <sub_packetreq>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\stub_processing_all_modules.v" into library work
Parsing verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\/Constants.txt" included at line 8.
Parsing verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\/Address.txt" included at line 9.
Parsing module <stub_processing_all_modules>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\StateMachines\IPB_IO_interface.v" into library work
Parsing module <IPB_IO_interface>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetbuffer.v" into library work
Parsing module <sub_packetbuffer>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\packet_handler.v" into library work
Parsing module <packet_handler>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" into library work
Parsing module <gbe_txpacketbuffer>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_rxpacketbuffer.v" into library work
Parsing module <gbe_rxpacketbuffer>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\arp.v" into library work
Parsing module <arp>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\icmp_pre_131_RAL.v" into library work
Parsing module <icmp>.
Analyzing Verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\verilog_trigger_top.v" into library work
Parsing verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\/Constants.txt" included at line 12.
Parsing verilog file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\/Address.txt" included at line 13.
Parsing module <verilog_trigger_top>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_data_fifo.vhd" into library work
Parsing entity <aurora_data_fifo>.
Parsing architecture <aurora_data_fifo_a> of entity <aurora_data_fifo>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll_datapath.vhd" into library work
Parsing entity <aurora_8b10b_1_TX_LL_DATAPATH>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_tx_ll_datapath>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_aurora_pkg.vhd" into library work
Parsing package <AURORA_PKG>.
Parsing package body <AURORA_PKG>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll_control.vhd" into library work
Parsing entity <aurora_8b10b_1_TX_LL_CONTROL>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_tx_ll_control>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_sym_gen.vhd" into library work
Parsing entity <aurora_8b10b_1_SYM_GEN>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_sym_gen>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec.vhd" into library work
Parsing entity <aurora_8b10b_1_SYM_DEC>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_sym_dec>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_rx_ll_pdu_datapath.vhd" into library work
Parsing entity <aurora_8b10b_1_RX_LL_PDU_DATAPATH>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_rx_ll_pdu_datapath>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_lane_init_sm.vhd" into library work
Parsing entity <aurora_8b10b_1_LANE_INIT_SM>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_lane_init_sm>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_idle_and_ver_gen.vhd" into library work
Parsing entity <aurora_8b10b_1_IDLE_AND_VER_GEN>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_idle_and_ver_gen>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_hotplug.vhd" into library work
Parsing entity <aurora_8b10b_1_cir_fifo>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_1_cir_fifo>.
Parsing entity <aurora_8b10b_1_HOTPLUG>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_1_hotplug>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_err_detect.vhd" into library work
Parsing entity <aurora_8b10b_1_ERR_DETECT>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_err_detect>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_chbond_count_dec.vhd" into library work
Parsing entity <aurora_8b10b_1_CHBOND_COUNT_DEC>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_chbond_count_dec>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_channel_init_sm.vhd" into library work
Parsing entity <aurora_8b10b_1_CHANNEL_INIT_SM>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_channel_init_sm>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_channel_err_detect.vhd" into library work
Parsing entity <aurora_8b10b_1_CHANNEL_ERR_DETECT>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_channel_err_detect>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_gtx.vhd" into library work
Parsing entity <AURORA_8B10B_1_GTX>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_gtx>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll.vhd" into library work
Parsing entity <aurora_8b10b_1_TX_LL>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_tx_ll>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_rx_ll.vhd" into library work
Parsing entity <aurora_8b10b_1_RX_LL>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_rx_ll>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_ll_to_axi.vhd" into library work
Parsing entity <aurora_8b10b_1_LL_TO_AXI>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_1_ll_to_axi>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_global_logic.vhd" into library work
Parsing entity <aurora_8b10b_1_GLOBAL_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_global_logic>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_axi_to_ll.vhd" into library work
Parsing entity <aurora_8b10b_1_AXI_TO_LL>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_1_axi_to_ll>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_aurora_lane.vhd" into library work
Parsing entity <aurora_8b10b_1_AURORA_LANE>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_aurora_lane>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" into library work
Parsing entity <aurora_8b10b_1_GTX_WRAPPER>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_1_gtx_wrapper>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" into library work
Parsing entity <aurora_8b10b_1>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll_datapath.vhd" into library work
Parsing entity <aurora_8b10b_2_TX_LL_DATAPATH>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_tx_ll_datapath>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll_control.vhd" into library work
Parsing entity <aurora_8b10b_2_TX_LL_CONTROL>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_tx_ll_control>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_sym_gen.vhd" into library work
Parsing entity <aurora_8b10b_2_SYM_GEN>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_sym_gen>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec.vhd" into library work
Parsing entity <aurora_8b10b_2_SYM_DEC>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_sym_dec>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_rx_ll_pdu_datapath.vhd" into library work
Parsing entity <aurora_8b10b_2_RX_LL_PDU_DATAPATH>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_rx_ll_pdu_datapath>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_lane_init_sm.vhd" into library work
Parsing entity <aurora_8b10b_2_LANE_INIT_SM>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_lane_init_sm>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_idle_and_ver_gen.vhd" into library work
Parsing entity <aurora_8b10b_2_IDLE_AND_VER_GEN>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_idle_and_ver_gen>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_hotplug.vhd" into library work
Parsing entity <aurora_8b10b_2_cir_fifo>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_2_cir_fifo>.
Parsing entity <aurora_8b10b_2_HOTPLUG>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_2_hotplug>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_err_detect.vhd" into library work
Parsing entity <aurora_8b10b_2_ERR_DETECT>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_err_detect>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_chbond_count_dec.vhd" into library work
Parsing entity <aurora_8b10b_2_CHBOND_COUNT_DEC>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_chbond_count_dec>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_channel_init_sm.vhd" into library work
Parsing entity <aurora_8b10b_2_CHANNEL_INIT_SM>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_channel_init_sm>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_channel_err_detect.vhd" into library work
Parsing entity <aurora_8b10b_2_CHANNEL_ERR_DETECT>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_channel_err_detect>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_gtx.vhd" into library work
Parsing entity <AURORA_8B10B_2_GTX>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_gtx>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll.vhd" into library work
Parsing entity <aurora_8b10b_2_TX_LL>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_tx_ll>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_rx_ll.vhd" into library work
Parsing entity <aurora_8b10b_2_RX_LL>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_rx_ll>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_ll_to_axi.vhd" into library work
Parsing entity <aurora_8b10b_2_LL_TO_AXI>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_2_ll_to_axi>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_global_logic.vhd" into library work
Parsing entity <aurora_8b10b_2_GLOBAL_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_global_logic>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_axi_to_ll.vhd" into library work
Parsing entity <aurora_8b10b_2_AXI_TO_LL>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_2_axi_to_ll>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_aurora_lane.vhd" into library work
Parsing entity <aurora_8b10b_2_AURORA_LANE>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_aurora_lane>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" into library work
Parsing entity <aurora_8b10b_2_GTX_WRAPPER>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_2_gtx_wrapper>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" into library work
Parsing entity <aurora_8b10b_2>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\dpram\ttclk_distributed_dpram.vhd" into library work
Parsing entity <ttclk_distributed_dpram>.
Parsing architecture <ttclk_distributed_dpram_a> of entity <ttclk_distributed_dpram>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_ipbus_int\cores\slv_rd_fifo\slv_rd_fifo.vhd" into library work
Parsing entity <slv_rd_fifo>.
Parsing architecture <slv_rd_fifo_a> of entity <slv_rd_fifo>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_ipbus_int\cores\slv_wr_fifo\slv_wr_fifo.vhd" into library work
Parsing entity <slv_wr_fifo>.
Parsing architecture <slv_wr_fifo_a> of entity <slv_wr_fifo>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_ipbus_int\cores\ipbus_ctrl_dpram\ipbus_ctrl_dpram.vhd" into library work
Parsing entity <ipbus_ctrl_dpram>.
Parsing architecture <ipbus_ctrl_dpram_a> of entity <ipbus_ctrl_dpram>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_ipbus_int\cores\ezdma2_ctrl_dpram\ezdma2_ctrl_dpram.vhd" into library work
Parsing entity <ezdma2_ctrl_dpram>.
Parsing architecture <ezdma2_ctrl_dpram_a> of entity <ezdma2_ctrl_dpram>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_bram_v6.vhd" into library work
Parsing entity <pcie_bram_v6>.
Parsing architecture <v6_pcie> of entity <pcie_bram_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\gtx_tx_sync_rate_v6.vhd" into library work
Parsing entity <GTX_TX_SYNC_RATE_V6>.
Parsing architecture <v6_pcie> of entity <gtx_tx_sync_rate_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\gtx_rx_valid_filter_v6.vhd" into library work
Parsing entity <GTX_RX_VALID_FILTER_V6>.
Parsing architecture <v6_pcie> of entity <gtx_rx_valid_filter_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\gtx_drp_chanalign_fix_3752_v6.vhd" into library work
Parsing entity <GTX_DRP_CHANALIGN_FIX_3752_V6>.
Parsing architecture <v6_pcie> of entity <gtx_drp_chanalign_fix_3752_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\usr\user_sys_pcie_constants_package.vhd" into library work
Parsing package <user_sys_pcie_constants_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_pipe_misc_v6.vhd" into library work
Parsing entity <pcie_pipe_misc_v6>.
Parsing architecture <v6_pcie> of entity <pcie_pipe_misc_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_pipe_lane_v6.vhd" into library work
Parsing entity <pcie_pipe_lane_v6>.
Parsing architecture <v6_pcie> of entity <pcie_pipe_lane_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_brams_v6.vhd" into library work
Parsing entity <pcie_brams_v6>.
Parsing architecture <v6_pcie> of entity <pcie_brams_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\gtx_wrapper_v6.vhd" into library work
Parsing entity <gtx_wrapper_v6>.
Parsing architecture <v6_pcie> of entity <gtx_wrapper_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_gtx_sgmii.vhd" into library work
Parsing entity <V6_GTXWIZARD_GTX_sgmii>.
Parsing architecture <RTL> of entity <v6_gtxwizard_gtx_sgmii>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\double_reset_sgmii.vhd" into library work
Parsing entity <DOUBLE_RESET_sgmii>.
Parsing architecture <RTL> of entity <double_reset_sgmii>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_gtx.vhd" into library work
Parsing entity <V6_GTXWIZARD_GTX>.
Parsing architecture <RTL> of entity <v6_gtxwizard_gtx>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\double_reset.vhd" into library work
Parsing entity <DOUBLE_RESET>.
Parsing architecture <RTL> of entity <double_reset>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_upconfig_fix_3451_v6.vhd" into library work
Parsing entity <pcie_upconfig_fix_3451_v6>.
Parsing architecture <v6_pcie> of entity <pcie_upconfig_fix_3451_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_pipe_v6.vhd" into library work
Parsing entity <pcie_pipe_v6>.
Parsing architecture <v6_pcie> of entity <pcie_pipe_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_gtx_v6.vhd" into library work
Parsing entity <pcie_gtx_v6>.
Parsing architecture <v6_pcie> of entity <pcie_gtx_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_bram_top_v6.vhd" into library work
Parsing entity <pcie_bram_top_v6>.
Parsing architecture <v6_pcie> of entity <pcie_bram_top_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int_addr_enc.vhd" into library work
Parsing package <ezdma2_ipbus_int_addr_enc>.
Parsing package body <ezdma2_ipbus_int_addr_enc>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2\pcie_ezdma_xilinx_full.vhd" into library work
Parsing entity <pciez_roundrobin>.
Parsing architecture <structural> of entity <pciez_roundrobin>.
Parsing entity <pciez_be>.
Parsing architecture <structural> of entity <pciez_be>.
Parsing entity <pciez_cpl>.
Parsing architecture <structural> of entity <pciez_cpl>.
Parsing entity <pciez_rcvbuf>.
Parsing architecture <xilinx> of entity <pciez_rcvbuf>.
Parsing entity <pciez_rx_slave>.
Parsing architecture <structural> of entity <pciez_rx_slave>.
Parsing entity <pciez_arbiter>.
Parsing architecture <structural> of entity <pciez_arbiter>.
Parsing entity <pciez_dma>.
Parsing architecture <structural> of entity <pciez_dma>.
Parsing entity <pciez_master>.
Parsing architecture <structural> of entity <pciez_master>.
Parsing entity <pciez_xebp_scfifo>.
Parsing architecture <structural> of entity <pciez_xebp_scfifo>.
Parsing entity <pciez_layer>.
Parsing architecture <structural> of entity <pciez_layer>.
Parsing entity <pciez_xebp_rx>.
Parsing architecture <structural> of entity <pciez_xebp_rx>.
Parsing entity <pciez_xebp_tx>.
Parsing architecture <structural> of entity <pciez_xebp_tx>.
Parsing entity <pciez_xebp>.
Parsing architecture <structural> of entity <pciez_xebp>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\system_pcie_package.vhd" into library work
Parsing package <system_pcie_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\system_flash_sram_package.vhd" into library work
Parsing package <system_flash_sram_package>.
Parsing package body <system_flash_sram_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ipbus_package.vhd" into library work
Parsing package <ipbus>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\dpbr_8_32\dpbr_8_32.vhd" into library work
Parsing entity <dpbr_8_32>.
Parsing architecture <dpbr_8_32_a> of entity <dpbr_8_32>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_sgmii.vhd" into library work
Parsing entity <V6_GTXWIZARD_sgmii>.
Parsing architecture <RTL> of entity <v6_gtxwizard_sgmii>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard.vhd" into library work
Parsing entity <V6_GTXWIZARD>.
Parsing architecture <RTL> of entity <v6_gtxwizard>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\usr\user_package_empty.vhd" into library work
Parsing package <user_package>.
Parsing package body <user_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\setup\system_bench_package.vhd" into library work
Parsing package <system_package>.
Parsing package body <system_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\prbs\prbs.vhd" into library work
Parsing entity <PRBS>.
Parsing architecture <RTL> of entity <prbs>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_reset_delay_v6.vhd" into library work
Parsing entity <pcie_reset_delay_v6>.
Parsing architecture <v6_pcie> of entity <pcie_reset_delay_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_clocking_v6.vhd" into library work
Parsing entity <pcie_clocking_v6>.
Parsing architecture <v6_pcie> of entity <pcie_clocking_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_2_0_v6.vhd" into library work
Parsing entity <pcie_2_0_v6>.
Parsing architecture <v6_pcie> of entity <pcie_2_0_v6>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int_ipbus.vhd" into library work
Parsing entity <ezdma2_ipbus_int_ipbus>.
Parsing architecture <Behavioral> of entity <ezdma2_ipbus_int_ipbus>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int_ezdma2.vhd" into library work
Parsing entity <ezdma2_ipbus_int_ezdma2>.
Parsing architecture <Behavioral> of entity <ezdma2_ipbus_int_ezdma2>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int_cdc.vhd" into library work
Parsing entity <ezdma2_ipbus_int_cdc>.
Parsing architecture <Behavioral> of entity <ezdma2_ipbus_int_cdc>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2\ezdma2_core_8dma_250mhz.vhd" into library work
Parsing entity <ezdma2_core_8dma_250mhz>.
Parsing architecture <structural> of entity <ezdma2_core_8dma_250mhz>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor_tx.vhd" into library work
Parsing entity <transactor_tx>.
Parsing architecture <rtl> of entity <transactor_tx>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor_sm.vhd" into library work
Parsing entity <transactor_sm>.
Parsing architecture <rtl> of entity <transactor_sm>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor_rx.vhd" into library work
Parsing entity <transactor_rx>.
Parsing architecture <rtl> of entity <transactor_rx>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\bus_arb_decl.vhd" into library work
Parsing package <bus_arb_decl>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\dpbr8\dpbr8.vhd" into library work
Parsing entity <dpbr8>.
Parsing architecture <dpbr8_a> of entity <dpbr8>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\icap\icap_package.vhd" into library work
Parsing package <icap_package>.
Parsing package body <icap_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_data.vhd" into library work
Parsing entity <i2c_data>.
Parsing architecture <behave> of entity <i2c_data>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_ctrl.vhd" into library work
Parsing entity <i2c_ctrl>.
Parsing architecture <behave> of entity <i2c_ctrl>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_top_sgmii.vhd" into library work
Parsing entity <v6_gtxwizard_top_sgmii>.
Parsing architecture <wrapper> of entity <v6_gtxwizard_top_sgmii>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_sgmii.vhd" into library work
Parsing entity <v6_emac_v1_5_sgmii>.
Parsing architecture <WRAPPER> of entity <v6_emac_v1_5_sgmii>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_top.vhd" into library work
Parsing entity <v6_gtxwizard_top>.
Parsing architecture <wrapper> of entity <v6_gtxwizard_top>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex.vhd" into library work
Parsing entity <v6_emac_v1_5_basex>.
Parsing architecture <WRAPPER> of entity <v6_emac_v1_5_basex>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\usr\user_addr_decode.vhd" into library work
Parsing package <user_addr_decode>.
Parsing package body <user_addr_decode>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\wb\wb_package.vhd" into library work
Parsing package <wb_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_version_package.vhd" into library work
Parsing package <system_version_package>.
Parsing package body <system_version_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_core\pcie_hip_x4_gen2_125ref.vhd" into library work
Parsing entity <pcie_hip_x4_gen2_125ref>.
Parsing architecture <v6_pcie> of entity <pcie_hip_x4_gen2_125ref>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_mux\ezdma2_mux.vhd" into library work
Parsing entity <ezdma2_mux>.
Parsing architecture <behavioural> of entity <ezdma2_mux>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2_ipbus_int\ezdma2_ipbus_int.vhd" into library work
Parsing entity <ezdma2_ipbus_int>.
Parsing architecture <structural> of entity <ezdma2_ipbus_int>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\ezdma2\ezdma2_wrapper.vhd" into library work
Parsing entity <ezdma2_wrapper>.
Parsing architecture <structural> of entity <ezdma2_wrapper>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface_ioControl.vhd" into library work
Parsing entity <glib_sram_interface_ioControl>.
Parsing architecture <structural> of entity <glib_sram_interface_iocontrol>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface_bist.vhd" into library work
Parsing entity <glib_sram_interface_bist>.
Parsing architecture <structural> of entity <glib_sram_interface_bist>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface.vhd" into library work
Parsing entity <glib_sram_interface>.
Parsing architecture <structural> of entity <glib_sram_interface>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\flash\flash_interface.vhd" into library work
Parsing entity <flash_interface>.
Parsing architecture <structural> of entity <flash_interface>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\udp_shim.vhd" into library work
Parsing entity <udp_shim>.
Parsing architecture <rtl> of entity <udp_shim>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor.vhd" into library work
Parsing entity <transactor>.
Parsing architecture <rtl> of entity <transactor>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ipbus_ctrl_decl.vhd" into library work
Parsing package <ipbus_ctrl_decl>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\ipbus_addr_decode.vhd" into library work
Parsing package <ipbus_addr_decode>.
Parsing package body <ipbus_addr_decode>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\icap\icap_interface_ioControl.vhd" into library work
Parsing entity <flashIcap_ioControl>.
Parsing architecture <structural> of entity <flashicap_iocontrol>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\icap\icap_interface_fsm.vhd" into library work
Parsing entity <icap_interface_fsm>.
Parsing architecture <structural> of entity <icap_interface_fsm>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\icap\icap_interface.vhd" into library work
Parsing entity <icap_interface>.
Parsing architecture <structural> of entity <icap_interface>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_master_no_iobuf.vhd" into library work
Parsing entity <i2c_master_no_iobuf>.
Parsing architecture <hierarchy> of entity <i2c_master_no_iobuf>.
WARNING:HDLCompiler:946 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_master_no_iobuf.vhd" Line 129: Actual for formal port slaveaddress is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_block_sgmii.vhd" into library work
Parsing entity <v6_emac_v1_5_block_sgmii>.
Parsing architecture <TOP_LEVEL> of entity <v6_emac_v1_5_block_sgmii>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex_block_modified.vhd" into library work
Parsing entity <v6_emac_v1_5_basex_block>.
Parsing architecture <TOP_LEVEL> of entity <v6_emac_v1_5_basex_block>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\pll\ttclk_mmcm.vhd" into library work
Parsing entity <ttclk_mmcm>.
Parsing architecture <xilinx> of entity <ttclk_mmcm>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2.vhd" into library work
Parsing entity <cdce_phase_mon_v2>.
Parsing architecture <rtl> of entity <cdce_phase_mon_v2>.
WARNING:HDLCompiler:701 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2.vhd" Line 150: Partially associated formal qdpo cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2.vhd" Line 168: Partially associated formal qdpo cannot have actual OPEN
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\wb\ipbus_to_wb_bridge.vhd" into library work
Parsing entity <ipbus_to_wb_bridge>.
Parsing architecture <rtl> of entity <ipbus_to_wb_bridge>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\spi\spi_master.vhd" into library work
Parsing entity <spi_master>.
Parsing architecture <spi_master_arch> of entity <spi_master>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\reset\reset_ctrl.vhd" into library work
Parsing entity <reset_ctrl>.
Parsing architecture <reset_ctrl_arch> of entity <reset_ctrl>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\regs\system_regs.vhd" into library work
Parsing entity <system_regs>.
Parsing architecture <rtl> of entity <system_regs>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pll\mmcm_no_ibufg.vhd" into library work
Parsing entity <mmcm_no_ibufg>.
Parsing architecture <xilinx> of entity <mmcm_no_ibufg>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\sys_pcie\pcie_glib_wrapper.vhd" into library work
Parsing entity <pcie_glib_wrapper>.
Parsing architecture <structural> of entity <pcie_glib_wrapper>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pcie\arb\pcie_or_eth_to_ipbus_arb.vhd" into library work
Parsing entity <pcie_or_eth_to_ipbus_arb>.
Parsing architecture <structural> of entity <pcie_or_eth_to_ipbus_arb>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface_wrapper.vhd" into library work
Parsing entity <glib_sram_interface_wrapper>.
Parsing architecture <structural> of entity <glib_sram_interface_wrapper>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\mem_buf\sram_flash_buffers.vhd" into library work
Parsing entity <sram_flash_buffers>.
Parsing architecture <structural> of entity <sram_flash_buffers>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\flash\flash_interface_wrapper.vhd" into library work
Parsing entity <flash_interface_wrapper>.
Parsing architecture <structural> of entity <flash_interface_wrapper>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ipbus_fabric.vhd" into library work
Parsing entity <ipbus_fabric>.
Parsing architecture <rtl> of entity <ipbus_fabric>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ipbus_ctrl_udponly.vhd" into library work
Parsing entity <ipbus_ctrl>.
Parsing architecture <rtl> of entity <ipbus_ctrl>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\ipbus_user_fabric.vhd" into library work
Parsing entity <ipbus_user_fabric>.
Parsing architecture <rtl> of entity <ipbus_user_fabric>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\ipbus_master_arb.vhd" into library work
Parsing entity <ipbus_master_arb>.
Parsing architecture <rtl> of entity <ipbus_master_arb>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\icap\icap_interface_wrapper.vhd" into library work
Parsing entity <icap_interface_wrapper>.
Parsing architecture <structural> of entity <icap_interface_wrapper>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_master.vhd" into library work
Parsing entity <i2c_master>.
Parsing architecture <hierarchy> of entity <i2c_master>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\heartbeat\sys_heartbeat.vhd" into library work
Parsing entity <sys_heartbeat>.
Parsing architecture <heartbeat_arch> of entity <sys_heartbeat>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\gbt_link\system_gbt_link_package.vhd" into library work
Parsing package <system_gbt_link_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\fmc\fmc_package.vhd" into library work
Parsing package <fmc_package>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" into library work
Parsing entity <eth_v6_sgmii>.
Parsing architecture <rtl> of entity <eth_v6_sgmii>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" into library work
Parsing entity <eth_v6_basex>.
Parsing architecture <rtl> of entity <eth_v6_basex>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_synchronizer.vhd" into library work
Parsing entity <cdce_synchronizer>.
Parsing architecture <structural> of entity <cdce_synchronizer>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" into library work
Parsing entity <cdce_phase_mon_v2_wrapper>.
Parsing architecture <structural> of entity <cdce_phase_mon_v2_wrapper>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\usr\user_logic_bench_empty.vhd" into library work
Parsing entity <user_logic>.
Parsing architecture <user_logic_arch> of entity <user_logic>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" into library work
Parsing entity <system_core>.
Parsing architecture <system_core_arch> of entity <system_core>.
WARNING:HDLCompiler:946 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 857: Actual for formal port ipbus_bist_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:701 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 866: Partially associated formal bist_test_o cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 870: Partially associated formal bist_test_o cannot have actual OPEN
WARNING:HDLCompiler:946 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 895: Actual for formal port ipbus_bist_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:701 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 904: Partially associated formal bist_test_o cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 908: Partially associated formal bist_test_o cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 1002: Partially associated formal scl cannot have actual OPEN
WARNING:HDLCompiler:701 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 1004: Partially associated formal sda cannot have actual OPEN
WARNING:HDLCompiler:946 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 1047: Actual for formal port ipbus_ctrl_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 1075: Actual for formal port reset_i is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\glib_top.vhd" into library work
Parsing entity <glib_top>.
Parsing architecture <glib_top_arch> of entity <glib_top>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\aurora_8b10b_1_exdes.vhd" into library work
Parsing entity <aurora_8b10b_1_exdes>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_exdes>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\aurora_8b10b_1_reset_logic.vhd" into library work
Parsing entity <aurora_8b10b_1_RESET_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_reset_logic>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\cc_manager\aurora_8b10b_1_standard_cc_module.vhd" into library work
Parsing entity <aurora_8b10b_1_STANDARD_CC_MODULE>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_standard_cc_module>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\clock_module\aurora_8b10b_1_clock_module.vhd" into library work
Parsing entity <aurora_8b10b_1_CLOCK_MODULE>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_clock_module>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\traffic_gen_check\aurora_8b10b_1_frame_check.vhd" into library work
Parsing entity <aurora_8b10b_1_FRAME_CHECK>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_frame_check>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\traffic_gen_check\aurora_8b10b_1_frame_gen.vhd" into library work
Parsing entity <aurora_8b10b_1_FRAME_GEN>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_frame_gen>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\simulation\aurora_8b10b_1_tb.vhd" into library work
Parsing package <TB_PKG>.
Parsing package body <TB_PKG>.
Parsing entity <aurora_8b10b_1_TB>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_tb>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\aurora_8b10b_2_exdes.vhd" into library work
Parsing entity <aurora_8b10b_2_exdes>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_exdes>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\aurora_8b10b_2_reset_logic.vhd" into library work
Parsing entity <aurora_8b10b_2_RESET_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_reset_logic>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\cc_manager\aurora_8b10b_2_standard_cc_module.vhd" into library work
Parsing entity <aurora_8b10b_2_STANDARD_CC_MODULE>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_standard_cc_module>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\clock_module\aurora_8b10b_2_clock_module.vhd" into library work
Parsing entity <aurora_8b10b_2_CLOCK_MODULE>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_clock_module>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\traffic_gen_check\aurora_8b10b_2_frame_check.vhd" into library work
Parsing entity <aurora_8b10b_2_FRAME_CHECK>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_frame_check>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\traffic_gen_check\aurora_8b10b_2_frame_gen.vhd" into library work
Parsing entity <aurora_8b10b_2_FRAME_GEN>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_frame_gen>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\simulation\aurora_8b10b_2_tb.vhd" into library work
Parsing package <TB_PKG>.
Parsing package body <TB_PKG>.
Parsing entity <aurora_8b10b_2_TB>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_tb>.
Parsing VHDL file "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_aurora_pkg.vhd" into library work
Parsing package <AURORA_PKG>.
Parsing package body <AURORA_PKG>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <glib_top> (architecture <glib_top_arch>) from library <work>.

Elaborating entity <system_core> (architecture <system_core_arch>) from library <work>.

Elaborating entity <reset_ctrl> (architecture <reset_ctrl_arch>) from library <work>.

Elaborating entity <mmcm_no_ibufg> (architecture <xilinx>) from library <work>.

Elaborating entity <sys_heartbeat> (architecture <heartbeat_arch>) with generics from library <work>.

Elaborating entity <eth_v6_sgmii> (architecture <rtl>) with generics from library <work>.

Elaborating entity <v6_emac_v1_5_block_sgmii> (architecture <TOP_LEVEL>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_block_sgmii.vhd" Line 356: Assignment to vcc_i ignored, since the identifier is never used

Elaborating entity <v6_gtxwizard_top_sgmii> (architecture <wrapper>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_top_sgmii.vhd" Line 259: Assignment to rxbufstatus_float ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_top_sgmii.vhd" Line 286: Assignment to txbufstatus_float ignored, since the identifier is never used

Elaborating entity <V6_GTXWIZARD_sgmii> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_sgmii.vhd" Line 260: Assignment to tied_to_vcc_i ignored, since the identifier is never used

Elaborating entity <V6_GTXWIZARD_GTX_sgmii> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_gtx_sgmii.vhd" Line 431: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_gtx_sgmii.vhd" Line 433: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_gtx_sgmii.vhd" Line 436: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_gtx_sgmii.vhd" Line 438: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_gtx_sgmii.vhd" Line 440: Assignment to rxrundisp_float_i ignored, since the identifier is never used

Elaborating entity <DOUBLE_RESET_sgmii> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_block_sgmii.vhd" Line 463: Assignment to gtx_clk_ibufg_i ignored, since the identifier is never used

Elaborating entity <v6_emac_v1_5_sgmii> (architecture <WRAPPER>) from library <work>.

Elaborating entity <ipbus_ctrl> (architecture <rtl>) from library <work>.
Going to verilog side to elaborate module gbe_txpacketbuffer

Elaborating module <gbe_txpacketbuffer(ST_IDLE=0,ST_FIRSTBYTE=1,ST_WAITSTART=2,ST_BYTES=3)>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" Line 42: Assignment to packet_len_full ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" Line 60: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" Line 92: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" Line 101: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" Line 112: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" Line 122: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" Line 123: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" Line 130: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" Line 131: Result of 12-bit expression is truncated to fit in 11-bit target.
Going to vhdl side to elaborate module dpbr8

Elaborating entity <dpbr8> (architecture <dpbr8_a>) from library <work>.
Back to verilog to continue elaboration
Back to vhdl to continue elaboration
Going to verilog side to elaborate module gbe_rxpacketbuffer

Elaborating module <gbe_rxpacketbuffer>.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_rxpacketbuffer.v" Line 63: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_rxpacketbuffer.v" Line 68: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_rxpacketbuffer.v" Line 85: Result of 4-bit expression is truncated to fit in 3-bit target.
Going to vhdl side to elaborate module dpbr8
Back to verilog to continue elaboration
Back to vhdl to continue elaboration
Going to verilog side to elaborate module packet_handler

Elaborating module <packet_handler(SRC_SELF=0,SRC_ARP=1,SRC_ICMP=2,SRC_UDP=3,ST_IDLE=0,ST_WAITETH0=1,ST_ETH0=2,ST_ETH1=3,ST_ARP=4,ST_IP0=5,ST_IP1=6,ST_IP2=7,ST_IP3=8,ST_IP=9,ST_ICMP=10,ST_UDP=11,ST_UDP0=12,ST_UDP1=13,ST_PREDONE=29,ST_DONE=30,ST_UDP_XMIT=31,UDP_PORT_CTL=50001)>.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\packet_handler.v" Line 186: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\packet_handler.v" Line 191: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\packet_handler.v" Line 195: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\packet_handler.v" Line 199: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\packet_handler.v" Line 203: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\packet_handler.v" Line 207: Result of 32-bit expression is truncated to fit in 11-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module arp

Elaborating module <arp(ST_IDLE=0,ST_CHECKCONSTWAIT=1,ST_CHECKCONST=2,ST_CHECKIP_WAIT=3,ST_CHECKIP=4,ST_RESP_READSET=5,ST_RESP_READWAIT=6,ST_RESP_WE=7,ST_RESP_NEXT=8,ST_RESP_READWAIT2=9,ST_PREIDLE=13,ST_DONEOK=14,ST_DONEFAIL=15)>.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\arp.v" Line 79: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\arp.v" Line 87: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\arp.v" Line 109: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\arp.v" Line 150: Result of 6-bit expression is truncated to fit in 5-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module icmp

Elaborating module <icmp(STATE_IDLE=0,STATE_CHECK0WAIT=1,STATE_CHECK0=2,STATE_RESP_READSET=3,STATE_RESP_READWAIT=4,STATE_RESP_READWAIT2=5,STATE_RESP_WE=6,STATE_RESP_NEXT=7,STATE_ADDCHECKSUM0=8,STATE_ADDCHECKSUM1=9,STATE_ADDCHECKSUMDONE=10,STATE_PREIDLE=13,STATE_DONEOK=14,STATE_DONEFAIL=15)>.

Elaborating module <ip_checksum_8bit>.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ip_checksum_8bit.v" Line 41: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\icmp_pre_131_RAL.v" Line 138: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\icmp_pre_131_RAL.v" Line 160: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\icmp_pre_131_RAL.v" Line 82: Assignment to checksum_toggle ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module sub_packetbuffer

Elaborating module <sub_packetbuffer(ST_IDLE=0,ST_COPYHEADER=1,ST_COPYHEADER2=2,ST_WAIT_FOR_ENGINE=3,ST_DONE=6,ST_RESP=7)>.

Elaborating module <sub_packetreq>.
Going to vhdl side to elaborate module dpbr_8_32

Elaborating entity <dpbr_8_32> (architecture <dpbr_8_32_a>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetreq.v" Line 119: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetreq.v" Line 120: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <sub_packetresp>.
Going to vhdl side to elaborate module dpbr_8_32
Back to verilog to continue elaboration
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetresp.v" Line 118: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetresp.v" Line 200: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetbuffer.v" Line 115: Result of 10-bit expression is truncated to fit in 9-bit target.
Back to vhdl to continue elaboration

Elaborating entity <udp_shim> (architecture <rtl>) from library <work>.

Elaborating entity <transactor> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_rx> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_sm> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor_sm.vhd" Line 54: Assignment to last_trans_id ignored, since the identifier is never used

Elaborating entity <transactor_tx> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor_tx.vhd" Line 48: Assignment to err_info ignored, since the identifier is never used

Elaborating entity <eth_v6_basex> (architecture <rtl>) with generics from library <work>.

Elaborating entity <v6_emac_v1_5_basex_block> (architecture <TOP_LEVEL>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex_block_modified.vhd" Line 336: Assignment to vcc_i ignored, since the identifier is never used

Elaborating entity <v6_gtxwizard_top> (architecture <wrapper>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_top.vhd" Line 259: Assignment to rxbufstatus_float ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_top.vhd" Line 286: Assignment to txbufstatus_float ignored, since the identifier is never used

Elaborating entity <V6_GTXWIZARD> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard.vhd" Line 260: Assignment to tied_to_vcc_i ignored, since the identifier is never used

Elaborating entity <V6_GTXWIZARD_GTX> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_gtx.vhd" Line 431: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_gtx.vhd" Line 433: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_gtx.vhd" Line 436: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_gtx.vhd" Line 438: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_gtx.vhd" Line 440: Assignment to rxrundisp_float_i ignored, since the identifier is never used

Elaborating entity <DOUBLE_RESET> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex_block_modified.vhd" Line 446: Assignment to gtx_clk_ibufg_i ignored, since the identifier is never used

Elaborating entity <v6_emac_v1_5_basex> (architecture <WRAPPER>) from library <work>.

Elaborating entity <ipbus_master_arb> (architecture <rtl>) from library <work>.

Elaborating entity <ipbus_fabric> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_user_fabric> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_to_wb_bridge> (architecture <rtl>) from library <work>.

Elaborating entity <system_regs> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\regs\system_regs.vhd" Line 149. Case statement is complete. others clause is never selected

Elaborating entity <glib_sram_interface_wrapper> (architecture <structural>) with generics from library <work>.

Elaborating entity <glib_sram_interface_ioControl> (architecture <structural>) from library <work>.

Elaborating entity <glib_sram_interface> (architecture <structural>) from library <work>.

Elaborating entity <glib_sram_interface_bist> (architecture <structural>) with generics from library <work>.

Elaborating entity <PRBS> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\prbs\prbs.vhd" Line 59: seed should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\prbs\prbs.vhd" Line 97: seed should be on the sensitivity list of the process

Elaborating entity <flash_interface_wrapper> (architecture <structural>) from library <work>.

Elaborating entity <flash_interface> (architecture <structural>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\flash\flash_interface.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\flash\flash_interface.vhd" Line 209. Case statement is complete. others clause is never selected

Elaborating entity <sram_flash_buffers> (architecture <structural>) from library <work>.

Elaborating entity <icap_interface_wrapper> (architecture <structural>) from library <work>.

Elaborating entity <flashIcap_ioControl> (architecture <structural>) from library <work>.

Elaborating entity <icap_interface> (architecture <structural>) from library <work>.

Elaborating entity <icap_interface_fsm> (architecture <structural>) from library <work>.

Elaborating entity <i2c_master> (architecture <hierarchy>) from library <work>.

Elaborating entity <i2c_master_no_iobuf> (architecture <hierarchy>) from library <work>.

Elaborating entity <i2c_data> (architecture <behave>) with generics from library <work>.

Elaborating entity <i2c_ctrl> (architecture <behave>) from library <work>.

Elaborating entity <spi_master> (architecture <spi_master_arch>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\spi\spi_master.vhd" Line 68: cpol_i should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\spi\spi_master.vhd" Line 102. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\spi\spi_master.vhd" Line 144. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\spi\spi_master.vhd" Line 181. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\spi\spi_master.vhd" Line 306. Case statement is complete. others clause is never selected

Elaborating entity <cdce_synchronizer> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_synchronizer.vhd" Line 178. Case statement is complete. others clause is never selected

Elaborating entity <cdce_phase_mon_v2_wrapper> (architecture <structural>) from library <work>.

Elaborating entity <ttclk_mmcm> (architecture <xilinx>) from library <work>.

Elaborating entity <cdce_phase_mon_v2> (architecture <rtl>) from library <work>.

Elaborating entity <ttclk_distributed_dpram> (architecture <ttclk_distributed_dpram_a>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 219: Net <ipb_from_masters[1]_ipb_addr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 228: Net <ipb_from_slaves[6]_ipb_rdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 246: Net <mac_syncacqstatus[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 247: Net <mac_serdes_locked[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 261: Net <regs_to_ipbus[0][31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 267: Net <reg_status_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" Line 269: Net <reg_status_sram[31]> does not have a driver.

Elaborating entity <user_logic> (architecture <user_logic_arch>) from library <work>.
Going to verilog side to elaborate module verilog_trigger_top

Elaborating module <verilog_trigger_top>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\verilog_trigger_top.v" Line 58: Assignment to tracklet_match_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\verilog_trigger_top.v" Line 60: Assignment to third_segment_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\verilog_trigger_top.v" Line 62: Assignment to fourth_segment_sel ignored, since the identifier is never used

Elaborating module <stub_processing_all_modules>.

Elaborating module <stub_processing_top>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\stub_processing_top.v" Line 53: Assignment to tracklet_search_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\stub_processing_top.v" Line 54: Assignment to track_params_sel ignored, since the identifier is never used

Elaborating module <ST_stub_tagging_top>.

Elaborating module <ST_io_block>.

Elaborating module <IBUFDS_GTXE1>.

Elaborating module <aurora_test_1>.
Going to vhdl side to elaborate module aurora_data_fifo

Elaborating entity <aurora_data_fifo> (architecture <aurora_data_fifo_a>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module aurora_data_fifo
Back to verilog to continue elaboration

Elaborating module <aurora_CLOCK_MODULE>.

Elaborating module <MMCM_ADV(CLKFBOUT_MULT_F=8.0,DIVCLK_DIVIDE=2,CLKFBOUT_PHASE=0,CLKIN1_PERIOD=6.4,CLKIN2_PERIOD=10,CLKOUT0_DIVIDE_F=4.0,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=4,CLKOUT2_PHASE=0,CLKOUT3_DIVIDE=4,CLKOUT3_PHASE=0,CLOCK_HOLD="TRUE")>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\aurora_clock_module.v" Line 134: Assignment to clkout2_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\aurora_clock_module.v" Line 136: Assignment to clkout3_o ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module.v" Line 265: Assignment to tied_to_gnd_vec_i ignored, since the identifier is never used
Going to vhdl side to elaborate module aurora_8b10b_1

Elaborating entity <aurora_8b10b_1> (architecture <MAPPED>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" Line 614: Assignment to tied_to_gnd_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" Line 617: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" Line 618: Assignment to chbondi_not_used_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" Line 626: Assignment to rx_data_width_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" Line 627: Assignment to rx_int_data_width_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" Line 628: Assignment to tx_data_width_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" Line 629: Assignment to tx_int_data_width_i ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_1_AURORA_LANE> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_1_LANE_INIT_SM> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_lane_init_sm.vhd" Line 193: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_1_CHBOND_COUNT_DEC> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_SYM_GEN> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_SYM_DEC> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_ERR_DETECT> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_HOTPLUG> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_1_cir_fifo> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <aurora_8b10b_1_GTX_WRAPPER> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" Line 256: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" Line 266: Assignment to chbondi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" Line 347: Assignment to open_txbufstatus ignored, since the identifier is never used

Elaborating entity <AURORA_8B10B_1_GTX> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_gtx.vhd" Line 428: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_gtx.vhd" Line 430: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_gtx.vhd" Line 433: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_gtx.vhd" Line 435: Assignment to rxnotintable_float_i ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_1_GLOBAL_LOGIC> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_1_CHANNEL_INIT_SM> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_channel_init_sm.vhd" Line 207: Assignment to tied_to_vcc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_channel_init_sm.vhd" Line 208: Assignment to tied_to_gnd ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_channel_init_sm.vhd" Line 181: <fd> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_1_IDLE_AND_VER_GEN> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_idle_and_ver_gen.vhd" Line 160: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_idle_and_ver_gen.vhd" Line 177: <srl16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_idle_and_ver_gen.vhd" Line 144: <fd> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_1_CHANNEL_ERR_DETECT> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_AXI_TO_LL> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_1_TX_LL> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_1_TX_LL_DATAPATH> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll_datapath.vhd" Line 216. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll_datapath.vhd" Line 285. Case statement is complete. others clause is never selected

Elaborating entity <aurora_8b10b_1_TX_LL_CONTROL> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll_control.vhd" Line 161: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll_control.vhd" Line 421: Assignment to channel_full_c ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_1_LL_TO_AXI> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_1_RX_LL> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_1_RX_LL_PDU_DATAPATH> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <aurora_STANDARD_CC_MODULE>.

Elaborating module <aurora_RESET_LOGIC>.

Elaborating module <aurora_test_2>.
Going to vhdl side to elaborate module aurora_data_fifo
Back to verilog to continue elaboration
Going to vhdl side to elaborate module aurora_data_fifo
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module_2.v" Line 264: Assignment to tied_to_gnd_vec_i ignored, since the identifier is never used
Going to vhdl side to elaborate module aurora_8b10b_2

Elaborating entity <aurora_8b10b_2> (architecture <MAPPED>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" Line 614: Assignment to tied_to_gnd_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" Line 617: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" Line 618: Assignment to chbondi_not_used_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" Line 626: Assignment to rx_data_width_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" Line 627: Assignment to rx_int_data_width_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" Line 628: Assignment to tx_data_width_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" Line 629: Assignment to tx_int_data_width_i ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_2_AURORA_LANE> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_2_LANE_INIT_SM> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_lane_init_sm.vhd" Line 193: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_2_CHBOND_COUNT_DEC> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_SYM_GEN> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_SYM_DEC> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_ERR_DETECT> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_HOTPLUG> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_2_cir_fifo> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <aurora_8b10b_2_GTX_WRAPPER> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" Line 256: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" Line 266: Assignment to chbondi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" Line 347: Assignment to open_txbufstatus ignored, since the identifier is never used

Elaborating entity <AURORA_8B10B_2_GTX> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_gtx.vhd" Line 428: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_gtx.vhd" Line 430: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_gtx.vhd" Line 433: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_gtx.vhd" Line 435: Assignment to rxnotintable_float_i ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_2_GLOBAL_LOGIC> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_2_CHANNEL_INIT_SM> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_channel_init_sm.vhd" Line 207: Assignment to tied_to_vcc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_channel_init_sm.vhd" Line 208: Assignment to tied_to_gnd ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_channel_init_sm.vhd" Line 181: <fd> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_2_IDLE_AND_VER_GEN> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_idle_and_ver_gen.vhd" Line 160: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_idle_and_ver_gen.vhd" Line 177: <srl16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_idle_and_ver_gen.vhd" Line 144: <fd> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_2_CHANNEL_ERR_DETECT> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_AXI_TO_LL> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_2_TX_LL> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_2_TX_LL_DATAPATH> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll_datapath.vhd" Line 216. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll_datapath.vhd" Line 285. Case statement is complete. others clause is never selected

Elaborating entity <aurora_8b10b_2_TX_LL_CONTROL> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll_control.vhd" Line 161: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll_control.vhd" Line 421: Assignment to channel_full_c ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_2_LL_TO_AXI> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_2_RX_LL> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_2_RX_LL_PDU_DATAPATH> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <Data_FSM>.

Elaborating module <CLK_Timer>.

Elaborating module <IPB_IO_interface>.
WARNING:HDLCompiler:1308 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\StateMachines\IPB_IO_interface.v" Line 38: Found full_case directive in module IPB_IO_interface. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\StateMachines\IPB_IO_interface.v" Line 38: Found parallel_case directive in module IPB_IO_interface. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <glib_top>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\glib_top.vhd".
    Summary:
	no macro.
Unit <glib_top> synthesized.

Synthesizing Unit <system_core>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd".
    Set property "KEEP = TRUE" for signal <mac_clk125<0>>.
    Set property "KEEP = TRUE" for signal <mac_clk125<1>>.
    Set property "KEEP = TRUE" for signal <mac_clk125<2>>.
    Set property "KEEP = TRUE" for signal <mac_clk125<3>>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_addr>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_data>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_addr>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_data>.
    Set property "KEEP = TRUE" for signal <sram_r[1]_data>.
    Set property "KEEP = TRUE" for signal <sram_r[2]_data>.
    Set property "KEEP = TRUE" for signal <flash_w_addr>.
    Set property "KEEP = TRUE" for signal <flash_w_data>.
    Set property "KEEP = TRUE" for signal <flash_r_data>.
    Set property "KEEP = TRUE" for signal <ipb_clk>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_clk>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_ce1_b>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_cen_b>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_oe_b>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_we_b>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_tristateCtrl>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_mode>.
    Set property "KEEP = TRUE" for signal <sram_w[1]_adv_ld>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_clk>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_ce1_b>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_cen_b>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_oe_b>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_we_b>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_tristateCtrl>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_mode>.
    Set property "KEEP = TRUE" for signal <sram_w[2]_adv_ld>.
    Set property "KEEP = TRUE" for signal <flash_w_l_b>.
    Set property "KEEP = TRUE" for signal <flash_w_e_b>.
    Set property "KEEP = TRUE" for signal <flash_w_g_b>.
    Set property "KEEP = TRUE" for signal <flash_w_w_b>.
    Set property "KEEP = TRUE" for signal <flash_w_tristate>.
WARNING:Xst:647 - Input <sys_pcie_amc_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_pcie_amc_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_rddata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_regin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_param> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_fifocnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_int_i_msgnum> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p0_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p0_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p1_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p1_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_pcie_mgt_refclk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_accept> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_ur> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_int_i_request> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 364: Output port <CLK_OUT1> of the instance <glib_pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 364: Output port <CLK_OUT6> of the instance <glib_pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 551: Output port <clk125_o> of the instance <eth_B.phy_eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 551: Output port <rxclko> of the instance <eth_B.phy_eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 614: Output port <clk125_o> of the instance <eth_B.fmc2_eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 614: Output port <rxclko> of the instance <eth_B.fmc2_eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 686: Output port <ipb_to_masters[1]_ipb_rdata> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 686: Output port <ipb_to_masters[0]_ipb_rdata> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 686: Output port <BUS_BUSY_O> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 686: Output port <ipb_to_masters[1]_ipb_ack> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 686: Output port <ipb_to_masters[1]_ipb_err> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 686: Output port <ipb_to_masters[0]_ipb_ack> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 686: Output port <ipb_to_masters[0]_ipb_err> of the instance <ipb_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 772: Output port <ipb_to_slaves[6]_ipb_addr> of the instance <ipb_fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 772: Output port <ipb_to_slaves[6]_ipb_wdata> of the instance <ipb_fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 772: Output port <ipb_to_slaves[6]_ipb_strobe> of the instance <ipb_fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 772: Output port <ipb_to_slaves[6]_ipb_write> of the instance <ipb_fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<0>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<1>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<2>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<3>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<6>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<7>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<9>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<12>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<15>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<17>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<19>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<20>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<21>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<22>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<23>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<24>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<25>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<26>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<27>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<28>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<29>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<30>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 824: Output port <regs_o<31>> of the instance <ipb_sys_regs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 841: Output port <BIST_TEST_O_startErrInj> of the instance <sram1_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 879: Output port <BIST_TEST_O_startErrInj> of the instance <sram2_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 990: Output port <busy> of the instance <i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 1036: Output port <SYNC_CLK_O> of the instance <cdce_synch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 1036: Output port <SYNC_CMD_O> of the instance <cdce_synch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 1036: Output port <SYNC_BUSY_O> of the instance <cdce_synch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\sys\system_core.vhd" line 1036: Output port <SYNC_DONE_O> of the instance <cdce_synch> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sys_pcie_amc_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_pcie_amc_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_dataout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_bytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_bytecount> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_dwcount> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_bar> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_cpladdr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_cplparam> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_rdaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_rdchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wraddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wrchannel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wrbytevalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_regout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_prmcsr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_devcsr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_linkcsr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_msicsr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_cfg_o_ltssm> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[1]_ipb_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[1]_ipb_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[0]_ipb_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[0]_ipb_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_slaves[6]_ipb_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mac_syncacqstatus<0:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mac_serdes_locked<0:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<18>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<20>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<21>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<22>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<23>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<25>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<27>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<28>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<29>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<30>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_to_ipbus<31>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_sram<31:28>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_sram<19:18>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_sram<15:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reg_status_sram<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p0_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p0_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p1_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p1_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_readreq> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_writereq> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_lastwrite> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_io> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_int_o_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[1]_ipb_write> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_masters[0]_ipb_write> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_slaves[6]_ipb_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipb_from_slaves[6]_ipb_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <system_core> synthesized.

Synthesizing Unit <reset_ctrl>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\reset\reset_ctrl.vhd".
    Found 1-bit register for signal <rst_gtx>.
    Found 31-bit register for signal <rst_mac_legthen.rst_cnt>.
    Found 1-bit register for signal <rst_mac>.
    Found 31-bit register for signal <rst_legthen.rst_cnt>.
    Found 1-bit register for signal <rst>.
    Found 31-bit register for signal <rst_gtx_legthen.rst_cnt>.
    Found 31-bit subtractor for signal <GND_17_o_GND_17_o_sub_2_OUT<30:0>> created at line 105.
    Found 31-bit subtractor for signal <GND_17_o_GND_17_o_sub_7_OUT<30:0>> created at line 126.
    Found 31-bit subtractor for signal <GND_17_o_GND_17_o_sub_12_OUT<30:0>> created at line 169.
    Found 31-bit comparator greater for signal <GND_17_o_rst_gtx_legthen.rst_cnt[30]_LessThan_1_o> created at line 104
    Found 31-bit comparator greater for signal <GND_17_o_rst_mac_legthen.rst_cnt[30]_LessThan_6_o> created at line 125
    Found 31-bit comparator greater for signal <GND_17_o_rst_legthen.rst_cnt[30]_LessThan_11_o> created at line 168
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <reset_ctrl> synthesized.

Synthesizing Unit <mmcm_no_ibufg>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\pll\mmcm_no_ibufg.vhd".
    Summary:
	no macro.
Unit <mmcm_no_ibufg> synthesized.

Synthesizing Unit <sys_heartbeat>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\heartbeat\sys_heartbeat.vhd".
        toggle_frequency = 40000000
        pwm_duty_cycle = 100
    Found 32-bit register for signal <heartbeat_process.pwm_timer>.
    Found 32-bit register for signal <heartbeat_process.timer>.
    Found 1-bit register for signal <heartbeat_process.pwm_status>.
    Found 1-bit register for signal <heartbeat_process.timer_hb>.
    Found 1-bit register for signal <heartbeat_o>.
    Found 32-bit subtractor for signal <heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>> created at line 67.
    Found 32-bit subtractor for signal <heartbeat_process.timer[31]_GND_51_o_sub_6_OUT<31:0>> created at line 75.
    Found 32-bit comparator greater for signal <GND_51_o_heartbeat_process.pwm_timer[31]_LessThan_1_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sys_heartbeat> synthesized.

Synthesizing Unit <eth_v6_sgmii>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd".
        IODEL = 20
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACCLIENTRXSTATS> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACCLIENTRXFRAMEDROP> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACCLIENTRXSTATSVLD> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACCLIENTRXSTATSBYTEVLD> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACCLIENTTXCOLLISION> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACCLIENTTXRETRANSMIT> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACCLIENTTXSTATS> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACCLIENTTXSTATSVLD> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACCLIENTTXSTATSBYTEVLD> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <EMACANINTERRUPT> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <MDIO_O> of the instance <sgmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\eth_v6_sgmii.vhd" line 55: Output port <MDIO_T> of the instance <sgmii> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <eth_v6_sgmii> synthesized.

Synthesizing Unit <v6_emac_v1_5_block_sgmii>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_block_sgmii.vhd".
    Set property "ASYNC_REG = TRUE" for signal <reset_r>.
    Set property "buffer_type = ibuf" for signal <MDC_IN>.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_block_sgmii.vhd" line 481: Output port <EMACCLIENTRXCLIENTCLKOUT> of the instance <v6_emac_v1_5_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_block_sgmii.vhd" line 481: Output port <EMACCLIENTRXDVLDMSW> of the instance <v6_emac_v1_5_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_block_sgmii.vhd" line 481: Output port <EMACCLIENTTXCLIENTCLKOUT> of the instance <v6_emac_v1_5_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_block_sgmii.vhd" line 481: Output port <EMACPHYTXGMIIMIICLKOUT> of the instance <v6_emac_v1_5_inst> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <reset_r>.
    Found 3-bit register for signal <rxclkcorcnt_r>.
    Found 8-bit register for signal <mgt_rx_data_r>.
    Found 8-bit register for signal <mgt_tx_data_r>.
    Found 1-bit register for signal <rxchariscomma_r>.
    Found 1-bit register for signal <rxcharisk_r>.
    Found 1-bit register for signal <rxdisperr_r>.
    Found 1-bit register for signal <rxnotintable_r>.
    Found 1-bit register for signal <rxrundisp_r>.
    Found 1-bit register for signal <txchardispmode_r>.
    Found 1-bit register for signal <txchardispval_r>.
    Found 1-bit register for signal <txcharisk_r>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal reset_r[3]_reset_r[2]_mux_0_OUT may hinder XST clustering optimizations.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <v6_emac_v1_5_block_sgmii> synthesized.

Synthesizing Unit <v6_gtxwizard_top_sgmii>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_top_sgmii.vhd".
    Set property "ASYNC_REG = TRUE" for signal <reset_r>.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_top_sgmii.vhd" line 227: Output port <GTX0_RXRECCLK_OUT> of the instance <v6_gtxwizard_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <resetdone_rx_r>.
    Found 1-bit register for signal <resetdone_tx_r>.
    Found 4-bit register for signal <reset_r>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal n0015 may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <v6_gtxwizard_top_sgmii> synthesized.

Synthesizing Unit <V6_GTXWIZARD_sgmii>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_sgmii.vhd".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 1
WARNING:Xst:647 - Input <GTX0_GTXTEST_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_sgmii.vhd" line 277: Output port <TXPLLLKDET_OUT> of the instance <gtx0_v6_gtxwizard_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <V6_GTXWIZARD_sgmii> synthesized.

Synthesizing Unit <V6_GTXWIZARD_GTX_sgmii>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_gtxwizard_gtx_sgmii.vhd".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = "0000110100"
    Summary:
	no macro.
Unit <V6_GTXWIZARD_GTX_sgmii> synthesized.

Synthesizing Unit <DOUBLE_RESET_sgmii>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\double_reset_sgmii.vhd".
    Found 1-bit register for signal <plllkdet_sync>.
    Found 11-bit register for signal <reset_dly_ctr>.
    Found 1-bit register for signal <reset_dly_done>.
    Found 4-bit register for signal <testdone_f>.
    Found 1-bit register for signal <plllkdet_r>.
    Found 11-bit subtractor for signal <GND_81_o_GND_81_o_sub_3_OUT<10:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DOUBLE_RESET_sgmii> synthesized.

Synthesizing Unit <v6_emac_v1_5_sgmii>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_sgmii\v6_emac_v1_5_sgmii.vhd".
WARNING:Xst:647 - Input <CLIENTEMACTXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <v6_emac_v1_5_sgmii> synthesized.

Synthesizing Unit <ipbus_ctrl>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ipbus_ctrl_udponly.vhd".
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ipbus_ctrl_udponly.vhd" line 138: Output port <reset_reg_out> of the instance <icmp_block> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ipbus_ctrl> synthesized.

Synthesizing Unit <gbe_txpacketbuffer>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v".
        ST_IDLE = 0
        ST_FIRSTBYTE = 1
        ST_WAITSTART = 2
        ST_BYTES = 3
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_txpacketbuffer.v" line 146: Output port <douta> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 8x11-bit dual-port RAM <Mram_packet_len_fifo> for signal <packet_len_fifo>.
    Found 3-bit register for signal <packet_len_wp>.
    Found 12-bit register for signal <fifo_base_write>.
    Found 2-bit register for signal <state>.
    Found 12-bit register for signal <fifo_addr_read>.
    Found 3-bit register for signal <packet_len_rp>.
    Found 1-bit register for signal <mac_txdv>.
    Found 8-bit register for signal <mac_txd>.
    Found 11-bit register for signal <packet_sent_len>.
    Found 8-bit register for signal <second_byte>.
    Found 12-bit register for signal <fifo_addr_write>.
    Found 8-bit register for signal <fifo_data_write>.
    Found 1-bit register for signal <fifo_we>.
    Found 1-bit register for signal <was_packet_done>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <fifo_base_write[11]_GND_131_o_add_5_OUT> created at line 57.
    Found 3-bit adder for signal <packet_len_wp[2]_GND_131_o_add_7_OUT> created at line 60.
    Found 3-bit adder for signal <packet_len_rp[2]_GND_131_o_add_31_OUT> created at line 122.
    Found 12-bit adder for signal <fifo_addr_read[11]_GND_131_o_add_33_OUT> created at line 130.
    Found 11-bit adder for signal <packet_sent_len[10]_GND_131_o_add_34_OUT> created at line 131.
    Found 12-bit adder for signal <fifo_base_write[11]_GND_131_o_add_60_OUT> created at line 141.
    Found 12-bit subtractor for signal <GND_131_o_GND_131_o_sub_33_OUT<11:0>> created at line 123.
    Found 12-bit 4-to-1 multiplexer for signal <state[1]_fifo_addr_read[11]_wide_mux_41_OUT> created at line 85.
    Found 3-bit comparator equal for signal <packet_len_empty> created at line 41
    Found 11-bit comparator equal for signal <packet_sent_len[10]_packet_len_rp[2]_equal_18_o> created at line 72
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gbe_txpacketbuffer> synthesized.

Synthesizing Unit <gbe_rxpacketbuffer>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_rxpacketbuffer.v".
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\gbe_rxpacketbuffer.v" line 89: Output port <douta> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 8x11-bit dual-port RAM <Mram_packet_len_fifo> for signal <packet_len_fifo>.
    Found 8-bit register for signal <inByteBuffer>.
    Found 1-bit register for signal <was_dv>.
    Found 1-bit register for signal <was_packetok>.
    Found 12-bit register for signal <buffer_write_base>.
    Found 3-bit register for signal <packet_len_wp>.
    Found 11-bit register for signal <packet_len_acc>.
    Found 11-bit register for signal <packet_len>.
    Found 1-bit register for signal <packet_rxready>.
    Found 1-bit register for signal <was_rxdone>.
    Found 3-bit register for signal <packet_len_rp>.
    Found 12-bit register for signal <buffer_read_base>.
    Found 12-bit register for signal <buffer_addr_write>.
    Found 12-bit adder for signal <buffer_write_base[11]_GND_133_o_add_10_OUT> created at line 61.
    Found 3-bit adder for signal <packet_len_wp[2]_GND_133_o_add_11_OUT> created at line 63.
    Found 11-bit adder for signal <packet_len_acc[10]_GND_133_o_add_12_OUT> created at line 68.
    Found 12-bit adder for signal <buffer_addr_read> created at line 73.
    Found 3-bit adder for signal <packet_len_rp[2]_GND_133_o_add_31_OUT> created at line 85.
    Found 12-bit adder for signal <buffer_read_base[11]_GND_133_o_add_32_OUT> created at line 86.
    Found 3-bit comparator not equal for signal <packet_len_fifo_empty> created at line 39
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <gbe_rxpacketbuffer> synthesized.

Synthesizing Unit <packet_handler>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\packet_handler.v".
        SRC_SELF = 0
        SRC_ARP = 1
        SRC_ICMP = 2
        SRC_UDP = 3
        ST_IDLE = 0
        ST_WAITETH0 = 1
        ST_ETH0 = 2
        ST_ETH1 = 3
        ST_ARP = 4
        ST_IP0 = 5
        ST_IP1 = 6
        ST_IP2 = 7
        ST_IP3 = 8
        ST_IP = 9
        ST_ICMP = 10
        ST_UDP = 11
        ST_UDP0 = 12
        ST_UDP1 = 13
        ST_PREDONE = 29
        ST_DONE = 30
        ST_UDP_XMIT = 31
        UDP_PORT_CTL = 50001
    Found 2-bit register for signal <activeSrc>.
    Found 1-bit register for signal <rx_done>.
    Found 11-bit register for signal <self_rxa>.
    Found 8-bit register for signal <eth0>.
    Found 1-bit register for signal <arp_ready>.
    Found 1-bit register for signal <icmp_ready>.
    Found 1-bit register for signal <udp_ready>.
    Found 1-bit register for signal <udp_xmit_ok>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 37                                             |
    | Inputs             | 18                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 4-to-1 multiplexer for signal <n0084> created at line 186.
    Found 32-bit 4-to-1 multiplexer for signal <n0086> created at line 191.
    Found 32-bit 4-to-1 multiplexer for signal <n0085> created at line 195.
    Found 32-bit 4-to-1 multiplexer for signal <n0146> created at line 199.
    Found 32-bit 4-to-1 multiplexer for signal <n0147> created at line 203.
    Found 32-bit 4-to-1 multiplexer for signal <n0087> created at line 207.
    Found 8-bit comparator equal for signal <rxd[7]_ip[31]_equal_11_o> created at line 112
    Found 8-bit comparator equal for signal <rxd[7]_ip[23]_equal_13_o> created at line 117
    Found 8-bit comparator equal for signal <rxd[7]_ip[15]_equal_15_o> created at line 122
    Found 8-bit comparator equal for signal <rxd[7]_ip[7]_equal_17_o> created at line 127
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <packet_handler> synthesized.

Synthesizing Unit <arp>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\arp.v".
        ST_IDLE = 0
        ST_CHECKCONSTWAIT = 1
        ST_CHECKCONST = 2
        ST_CHECKIP_WAIT = 3
        ST_CHECKIP = 4
        ST_RESP_READSET = 5
        ST_RESP_READWAIT = 6
        ST_RESP_WE = 7
        ST_RESP_NEXT = 8
        ST_RESP_READWAIT2 = 9
        ST_PREIDLE = 13
        ST_DONEOK = 14
        ST_DONEFAIL = 15
    Found 1-bit register for signal <packet_out_we>.
    Found 1-bit register for signal <packet_xmit>.
    Found 1-bit register for signal <done_with_packet>.
    Found 6-bit register for signal <packet_out_addr>.
    Found 8-bit register for signal <packet_out>.
    Found 6-bit register for signal <packet_read_addr>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <packet_read_addr[5]_GND_138_o_add_13_OUT> created at line 87.
    Found 6-bit adder for signal <packet_out_addr[5]_GND_138_o_add_19_OUT> created at line 109.
    Found 32x8-bit Read Only RAM for signal <_n0270>
    Found 8-bit comparator equal for signal <n0006> created at line 74
    Found 8-bit comparator equal for signal <n0013> created at line 84
    Found 6-bit comparator lessequal for signal <n0104> created at line 168
    Found 6-bit comparator lessequal for signal <n0132> created at line 195
    Found 6-bit comparator lessequal for signal <n0134> created at line 195
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <arp> synthesized.

Synthesizing Unit <icmp>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\icmp_pre_131_RAL.v".
        STATE_IDLE = 0
        STATE_CHECK0WAIT = 1
        STATE_CHECK0 = 2
        STATE_RESP_READSET = 3
        STATE_RESP_READWAIT = 4
        STATE_RESP_READWAIT2 = 5
        STATE_RESP_WE = 6
        STATE_RESP_NEXT = 7
        STATE_ADDCHECKSUM0 = 8
        STATE_ADDCHECKSUM1 = 9
        STATE_ADDCHECKSUMDONE = 10
        STATE_PREIDLE = 13
        STATE_DONEOK = 14
        STATE_DONEFAIL = 15
    Found 1-bit register for signal <packet_out_we>.
    Found 1-bit register for signal <packet_xmit>.
    Found 1-bit register for signal <done_with_packet>.
    Found 8-bit register for signal <ICMP_type>.
    Found 32-bit register for signal <reset_reg_out>.
    Found 32-bit register for signal <reset_reg_int>.
    Found 10-bit register for signal <packet_out_addr>.
    Found 8-bit register for signal <packet_out>.
    Found 10-bit register for signal <packet_out_len>.
    Found 10-bit register for signal <packet_read_addr>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 25                                             |
    | Inputs             | 9                                              |
    | Outputs            | 12                                             |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <packet_out_len[9]_GND_139_o_add_17_OUT> created at line 138.
    Found 10-bit adder for signal <packet_out_addr[9]_GND_139_o_add_38_OUT> created at line 160.
    Found 10-bit comparator lessequal for signal <n0000> created at line 71
    Found 10-bit comparator greater for signal <GND_139_o_packet_out_addr[9]_LessThan_36_o> created at line 156
    Found 10-bit comparator equal for signal <packet_out_addr[9]_packet_out_len[9]_equal_37_o> created at line 156
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  61 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <icmp> synthesized.

Synthesizing Unit <ip_checksum_8bit>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ip_checksum_8bit.v".
    Found 16-bit register for signal <csum_intl>.
    Found 16-bit register for signal <checksum>.
    Found 8-bit register for signal <deven>.
    Found 17-bit adder for signal <n0024> created at line 36.
    Found 16-bit adder for signal <csum_add[15]_GND_140_o_add_5_OUT> created at line 41.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ip_checksum_8bit> synthesized.

Synthesizing Unit <sub_packetbuffer>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetbuffer.v".
        ST_IDLE = 0
        ST_COPYHEADER = 1
        ST_COPYHEADER2 = 2
        ST_WAIT_FOR_ENGINE = 3
        ST_DONE = 6
        ST_RESP = 7
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <send_rp>.
    Found 9-bit register for signal <addra>.
    Found 1-bit register for signal <req_avail>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | ipb_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <addra[8]_GND_141_o_add_4_OUT> created at line 115.
    Found 9-bit adder for signal <resp_addr[8]_GND_141_o_add_24_OUT> created at line 138.
    Found 9-bit adder for signal <req_addr[8]_GND_141_o_add_26_OUT> created at line 139.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sub_packetbuffer> synthesized.

Synthesizing Unit <sub_packetreq>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetreq.v".
        ST_IDLE = 2'b00
        ST_COPY = 2'b01
        ST_DONE = 2'b10
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetreq.v" line 73: Output port <doutb> of the instance <buffer> is unconnected or connected to loadless signal.
    Found 2x9-bit dual-port RAM <Mram_rqlen> for signal <rqlen>.
    Found 1-bit register for signal <dwp_mac>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <topFull>.
    Found 1-bit register for signal <bottomFull>.
    Found 1-bit register for signal <half>.
    Found 11-bit register for signal <rxa>.
    Found 11-bit register for signal <rqAddr>.
    Found 11-bit register for signal <iplen>.
    Found 1-bit register for signal <packet_avail_ipb>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <rxl[10]_GND_142_o_sub_12_OUT> created at line 121.
    Found 9-bit subtractor for signal <iplen[10]_GND_142_o_sub_17_OUT> created at line 127.
    Found 11-bit adder for signal <rxa[10]_GND_142_o_add_9_OUT> created at line 119.
    Found 11-bit adder for signal <rqAddr[10]_GND_142_o_add_10_OUT> created at line 120.
    Found 11-bit comparator equal for signal <rxa[10]_rxl[10]_equal_9_o> created at line 113
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sub_packetreq> synthesized.

Synthesizing Unit <sub_packetresp>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetresp.v".
        ST_IDLE = 4'b0000
        ST_PREPCOPY = 4'b0001
        ST_COPY = 4'b0010
        ST_COPYWAIT = 4'b0011
        ST_DONE = 4'b0100
        ST_CSUM0 = 4'b0101
        ST_CSUM1 = 4'b0110
        ST_CSUM2 = 4'b0111
        ST_CSUM3 = 4'b1000
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\sub_packetresp.v" line 76: Output port <douta> of the instance <buffer> is unconnected or connected to loadless signal.
    Found 2x11-bit single-port RAM <Mram_rplen> for signal <rplen>.
    Found 1-bit register for signal <done_mac_d>.
    Found 1-bit register for signal <bottomFull>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <half>.
    Found 1-bit register for signal <tx_send>.
    Found 8-bit register for signal <txd>.
    Found 11-bit register for signal <txa>.
    Found 11-bit register for signal <rdAddr>.
    Found 16-bit register for signal <ip_len>.
    Found 16-bit register for signal <udp_len>.
    Found 1-bit register for signal <done_mac>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <txaNext> created at line 118.
    Found 12-bit adder for signal <n0180[11:0]> created at line 144.
    Found 12-bit adder for signal <n0182[11:0]> created at line 145.
    Found 12-bit adder for signal <n0184[11:0]> created at line 202.
    Found 11-bit adder for signal <len[8]_GND_144_o_add_11_OUT> created at line 143.
    Found 11-bit comparator equal for signal <txa[10]_txl[10]_equal_21_o> created at line 153
    Found 11-bit comparator lessequal for signal <n0081> created at line 213
    Found 11-bit comparator lessequal for signal <n0083> created at line 213
    Found 11-bit comparator lessequal for signal <n0086> created at line 213
    Found 11-bit comparator lessequal for signal <n0088> created at line 213
    Found 11-bit comparator lessequal for signal <n0097> created at line 220
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sub_packetresp> synthesized.

Synthesizing Unit <udp_shim>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\udp_shim.vhd".
    Found 1-bit register for signal <new_d>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <tdone_d>.
    Found 9-bit register for signal <packet_len_o>.
    Found 9-bit subtractor for signal <packet_addr_i> created at line 21.
    Found 9-bit subtractor for signal <packet_addr_o> created at line 23.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_shim> synthesized.

Synthesizing Unit <transactor>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <transactor> synthesized.

Synthesizing Unit <transactor_rx>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor_rx.vhd".
WARNING:Xst:647 - Input <pkt_rdata<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pkt_rdata<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <hdr>.
    Found 1-bit register for signal <done>.
    Found 10-bit register for signal <addr>.
    Found 10-bit register for signal <addr_end>.
    Found 1-bit register for signal <ready_d>.
    Found 10-bit adder for signal <pkt_rdata[25]_GND_147_o_add_1_OUT> created at line 1241.
    Found 10-bit adder for signal <pkt_rdata[9]_GND_147_o_add_2_OUT> created at line 1241.
    Found 10-bit adder for signal <addr[9]_GND_147_o_add_3_OUT> created at line 1241.
    Found 10-bit comparator equal for signal <addr[9]_addr_end[9]_equal_1_o> created at line 43
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <transactor_rx> synthesized.

Synthesizing Unit <transactor_sm>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor_sm.vhd".
    Found 1-bit register for signal <byte_order>.
    Found 1-bit register for signal <strobe>.
    Found 1-bit register for signal <next_word>.
    Found 1-bit register for signal <first>.
    Found 5-bit register for signal <trans_type>.
    Found 9-bit register for signal <words>.
    Found 1-bit register for signal <rmw_write>.
    Found 3-bit register for signal <err_code>.
    Found 32-bit register for signal <addr>.
    Found 1-bit register for signal <write>.
    Found 8-bit register for signal <timer>.
    Found 32-bit register for signal <rmw_input>.
    Found 32-bit register for signal <rmw_coeff>.
    Found 32-bit register for signal <rmw_result>.
    Found 1-bit register for signal <ready_d>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 27                                             |
    | Inputs             | 13                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <addr[31]_GND_148_o_add_27_OUT> created at line 1241.
    Found 8-bit adder for signal <timer[7]_GND_148_o_add_34_OUT> created at line 1241.
    Found 32-bit adder for signal <rmw_input[31]_rx_data[31]_add_51_OUT> created at line 207.
    Found 9-bit subtractor for signal <GND_148_o_GND_148_o_sub_25_OUT<8:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transactor_sm> synthesized.

Synthesizing Unit <transactor_tx>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\transactor_tx.vhd".
    Found 10-bit register for signal <addr>.
    Found 1-bit register for signal <pkt_we>.
    Found 1-bit register for signal <pkt_done>.
    Found 10-bit register for signal <hdr_addr>.
    Found 32-bit register for signal <hdr>.
    Found 32-bit register for signal <tx_data>.
    Found 10-bit register for signal <pkt_addr>.
    Found 9-bit register for signal <words>.
    Found 9-bit adder for signal <words[8]_GND_149_o_add_26_OUT> created at line 1241.
    Found 10-bit adder for signal <addr[9]_GND_149_o_add_34_OUT> created at line 1241.
    Found 10-bit subtractor for signal <GND_149_o_GND_149_o_sub_7_OUT<9:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <transactor_tx> synthesized.

Synthesizing Unit <eth_v6_basex>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd".
        IODEL = 20
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACCLIENTRXSTATS> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACCLIENTRXFRAMEDROP> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACCLIENTRXSTATSVLD> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACCLIENTRXSTATSBYTEVLD> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACCLIENTTXCOLLISION> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACCLIENTTXRETRANSMIT> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACCLIENTTXSTATS> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACCLIENTTXSTATSVLD> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACCLIENTTXSTATSBYTEVLD> of the instance <basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\eth_v6_basex.vhd" line 56: Output port <EMACANINTERRUPT> of the instance <basex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <eth_v6_basex> synthesized.

Synthesizing Unit <v6_emac_v1_5_basex_block>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex_block_modified.vhd".
    Set property "ASYNC_REG = TRUE" for signal <reset_r>.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex_block_modified.vhd" line 461: Output port <EMACCLIENTRXCLIENTCLKOUT> of the instance <v6_emac_v1_5_basex_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex_block_modified.vhd" line 461: Output port <EMACCLIENTRXDVLDMSW> of the instance <v6_emac_v1_5_basex_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex_block_modified.vhd" line 461: Output port <EMACCLIENTTXCLIENTCLKOUT> of the instance <v6_emac_v1_5_basex_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex_block_modified.vhd" line 461: Output port <EMACPHYTXGMIIMIICLKOUT> of the instance <v6_emac_v1_5_basex_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex_block_modified.vhd" line 461: Output port <POWERDOWN> of the instance <v6_emac_v1_5_basex_inst> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <reset_r>.
    Found 3-bit register for signal <rxclkcorcnt_r>.
    Found 8-bit register for signal <mgt_rx_data_r>.
    Found 8-bit register for signal <mgt_tx_data_r>.
    Found 1-bit register for signal <rxchariscomma_r>.
    Found 1-bit register for signal <rxcharisk_r>.
    Found 1-bit register for signal <rxdisperr_r>.
    Found 1-bit register for signal <rxnotintable_r>.
    Found 1-bit register for signal <rxrundisp_r>.
    Found 1-bit register for signal <txchardispmode_r>.
    Found 1-bit register for signal <txchardispval_r>.
    Found 1-bit register for signal <txcharisk_r>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <v6_emac_v1_5_basex_block> synthesized.

Synthesizing Unit <v6_gtxwizard_top>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_top.vhd".
    Set property "ASYNC_REG = TRUE" for signal <reset_r>.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_top.vhd" line 227: Output port <GTX0_RXRECCLK_OUT> of the instance <v6_gtxwizard_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <resetdone_rx_r>.
    Found 1-bit register for signal <resetdone_tx_r>.
    Found 4-bit register for signal <reset_r>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal n0015 may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <v6_gtxwizard_top> synthesized.

Synthesizing Unit <V6_GTXWIZARD>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard.vhd".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 1
WARNING:Xst:647 - Input <GTX0_GTXTEST_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard.vhd" line 277: Output port <TXPLLLKDET_OUT> of the instance <gtx0_v6_gtxwizard_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <V6_GTXWIZARD> synthesized.

Synthesizing Unit <V6_GTXWIZARD_GTX>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_gtxwizard_gtx.vhd".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = "0000110100"
    Summary:
	no macro.
Unit <V6_GTXWIZARD_GTX> synthesized.

Synthesizing Unit <DOUBLE_RESET>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\double_reset.vhd".
    Found 1-bit register for signal <plllkdet_sync>.
    Found 11-bit register for signal <reset_dly_ctr>.
    Found 1-bit register for signal <reset_dly_done>.
    Found 4-bit register for signal <testdone_f>.
    Found 1-bit register for signal <plllkdet_r>.
    Found 11-bit subtractor for signal <GND_178_o_GND_178_o_sub_3_OUT<10:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DOUBLE_RESET> synthesized.

Synthesizing Unit <v6_emac_v1_5_basex>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ethernet\eth_basex\v6_emac_v1_5_basex.vhd".
WARNING:Xst:647 - Input <CLIENTEMACTXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <v6_emac_v1_5_basex> synthesized.

Synthesizing Unit <ipbus_master_arb>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\ipbus_master_arb.vhd".
    Found 4-bit register for signal <ack_to_masters>.
    Found 4-bit register for signal <err_to_masters>.
    Found 4-bit register for signal <master>.
    Found 1-bit register for signal <bus_busy>.
    Found 1-bit register for signal <strobe_to_slave>.
    Found 1-bit register for signal <write_to_slave>.
    Found 32-bit register for signal <addr_to_slave>.
    Found 32-bit register for signal <wdata_to_slave>.
    Found 32-bit register for signal <rdata_to_masters>.
    Summary:
	inferred 111 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
Unit <ipbus_master_arb> synthesized.

Synthesizing Unit <ipbus_fabric>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_v1_3_0\ipbus_fabric.vhd".
        NSLV = 8
        STROBE_GAP = false
WARNING:Xst:647 - Input <ipb_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  22 Multiplexer(s).
Unit <ipbus_fabric> synthesized.

Synthesizing Unit <ipbus_user_fabric>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\ipbus\ipbus_glib\ipbus_user_fabric.vhd".
        NSLV = 1
        STROBE_GAP = false
    Set property "KEEP = TRUE" for signal <ipb_from_slaves[0]_ipb_rdata>.
    Set property "KEEP = TRUE" for signal <_n0118>.
    Set property "KEEP = TRUE" for signal <ipb_from_slaves[0]_ipb_ack>.
    Set property "KEEP = TRUE" for signal <ipb_from_slaves[0]_ipb_err>.
WARNING:Xst:647 - Input <ipb_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   2 Multiplexer(s).
Unit <ipbus_user_fabric> synthesized.

Synthesizing Unit <ipbus_to_wb_bridge>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\wb\ipbus_to_wb_bridge.vhd".
    Set property "KEEP = TRUE" for signal <sel_wb_slave<31>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<30>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<29>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<28>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<27>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<26>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<25>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<24>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<23>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<22>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<21>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<20>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<19>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<18>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<17>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<16>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<15>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<14>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<13>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<12>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<11>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<10>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<9>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<8>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<7>>.
    Set property "KEEP = TRUE" for signal <sel_wb_slave<6:0>>.
    Found 1-bit register for signal <previous_ack>.
    Found 1-bit register for signal <previous_ack2>.
    Found 1-bit register for signal <stb>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ipbus_to_wb_bridge> synthesized.

Synthesizing Unit <system_regs>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\regs\system_regs.vhd".
        addr_width = 6
    Set property "KEEP = TRUE" for signal <_n0230>.
    Set property "KEEP = TRUE" for signal <ack>.
WARNING:Xst:647 - Input <ipbus_in_ipb_addr<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <regs<5>>.
    Found 32-bit register for signal <regs<8>>.
    Found 32-bit register for signal <regs<10>>.
    Found 32-bit register for signal <regs<11>>.
    Found 32-bit register for signal <regs<13>>.
    Found 32-bit register for signal <regs<14>>.
    Found 32-bit register for signal <regs<20>>.
    Found 32-bit register for signal <regs<21>>.
    Found 32-bit register for signal <regs<22>>.
    Found 32-bit register for signal <regs<23>>.
    Found 32-bit register for signal <regs<24>>.
    Found 32-bit register for signal <regs<25>>.
    Found 32-bit register for signal <regs<26>>.
    Found 32-bit register for signal <regs<27>>.
    Found 32-bit register for signal <regs<28>>.
    Found 32-bit register for signal <regs<29>>.
    Found 32-bit register for signal <regs<30>>.
    Found 32-bit register for signal <regs<31>>.
    Found 32-bit register for signal <regs<3>>.
    Found 32-bit register for signal <regs<16>>.
    Found 32-bit register for signal <regs<18>>.
    Found 2-bit register for signal <ack_ctrl>.
    Found 32-bit register for signal <regs<4>>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <ipbus_out_ipb_rdata>.
    Found finite state machine <FSM_8> for signal <ack_ctrl>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 32-to-1 multiplexer for signal <sel[4]_regs[31][31]_wide_mux_87_OUT> created at line 136.
    Summary:
	inferred 737 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <system_regs> synthesized.

Synthesizing Unit <glib_sram_interface_wrapper>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface_wrapper.vhd".
        BIST_MAXADDRESSWRITE = 2097151
        BIST_INITIALDELAY = 200
    Summary:
	no macro.
Unit <glib_sram_interface_wrapper> synthesized.

Synthesizing Unit <glib_sram_interface_ioControl>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface_ioControl.vhd".
WARNING:Xst:647 - Input <IPBUS_ADDR_I<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <ack_process.ack_ctrl>.
    Found 1-bit register for signal <IPBUS_ACK_O>.
    Found 1-bit register for signal <testModeFsm_process.state>.
    Found 1-bit register for signal <bistModeEnable_from_fsm>.
    Found 1-bit register for signal <BIST_ENABLE_O>.
    Found finite state machine <FSM_9> for signal <ack_process.ack_ctrl>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | IPBUS_CLK_I (rising_edge)                      |
    | Reset              | IPBUS_RESET_I (positive)                       |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <glib_sram_interface_ioControl> synthesized.

Synthesizing Unit <glib_sram_interface>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface.vhd".
    Found 1-bit register for signal <CEN_B_O>.
    Found 1-bit register for signal <WE_B_O>.
    Found 1-bit register for signal <TRISTATECTRL_O>.
    Found 1-bit register for signal <OE_B_O>.
    Found 1-bit register for signal <CE1_B_O>.
    Found 1-bit register for signal <control_process.startWrite>.
    Found 1-bit register for signal <control_process.dataToSram>.
    Found 1-bit register for signal <control_process.startRead>.
    Found 1-bit register for signal <control_process.dataFromSram>.
    Found 1-bit register for signal <control_process.done>.
    Found 1-bit register for signal <control_process.idleState>.
    Found 36-bit register for signal <data_i_r>.
    Found 36-bit register for signal <SRAM_DATA_O>.
    Found 36-bit register for signal <data_i_rr>.
    Found 2-bit register for signal <control_process.writeState>.
    Found 2-bit register for signal <control_process.readState>.
    Found 2-bit register for signal <control_process.counter>.
    Found 2-bit register for signal <control_process.readCounter>.
    Found 21-bit register for signal <ADDR_O>.
    Found 36-bit register for signal <DATA_O>.
    Found finite state machine <FSM_10> for signal <control_process.writeState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0_idle                                        |
    | Power Up State     | e0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <control_process.readState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0_idle                                        |
    | Power Up State     | e0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <control_process.counter[1]_GND_238_o_add_5_OUT> created at line 162.
    Found 2-bit adder for signal <control_process.writeState[1]_GND_238_o_add_21_OUT> created at line 202.
    Found 2-bit adder for signal <control_process.readCounter[1]_GND_238_o_add_31_OUT> created at line 210.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.writeState[1]_X_63_o_Mux_9_o> created at line 137.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.writeState[1]_X_63_o_Mux_10_o> created at line 137.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.writeState[1]_X_63_o_Mux_11_o> created at line 137.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.readState[1]_X_63_o_Mux_25_o> created at line 179.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.readState[1]_X_63_o_Mux_26_o> created at line 179.
    Found 1-bit 3-to-1 multiplexer for signal <control_process.readState[1]_X_63_o_Mux_27_o> created at line 179.
    Found 2-bit comparator greater for signal <PWR_138_o_control_process.readCounter[1]_LessThan_31_o> created at line 207
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 180 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  39 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <glib_sram_interface> synthesized.

Synthesizing Unit <glib_sram_interface_bist>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface_bist.vhd".
        MAXADDRESSWRITE = 2097151
        INITIALDELAY = 200
        READDATADELAY = 20
        PRBSENABLEDELAY = 4
        COMPAREDATADELAY = 3
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface_bist.vhd" line 247: Output port <sdv> of the instance <prbsPatterGenerator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface_bist.vhd" line 247: Output port <sdata> of the instance <prbsPatterGenerator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\sram\glib_sram_interface_bist.vhd" line 247: Output port <pdv> of the instance <prbsPatterGenerator> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <prbsReset_from_fsm>.
    Found 1-bit register for signal <main_process.addressEnable>.
    Found 1-bit register for signal <main_process.compareData>.
    Found 1-bit register for signal <CS_O>.
    Found 1-bit register for signal <cs_r>.
    Found 1-bit register for signal <cs_rr>.
    Found 1-bit register for signal <cs_rrr>.
    Found 1-bit register for signal <WRITE_O>.
    Found 1-bit register for signal <write_r>.
    Found 1-bit register for signal <write_rr>.
    Found 1-bit register for signal <write_rrr>.
    Found 1-bit register for signal <prbsEnable_from_fsm>.
    Found 1-bit register for signal <TESTDONE_O>.
    Found 1-bit register for signal <TESTRESULT_O>.
    Found 1-bit register for signal <STARTERRINJ_O>.
    Found 1-bit register for signal <startErrInj_r>.
    Found 1-bit register for signal <startErrInj_rr>.
    Found 31-bit register for signal <main_process.counter>.
    Found 21-bit register for signal <main_process.addressCounter>.
    Found 21-bit register for signal <main_process.errorCounter>.
    Found 21-bit register for signal <ADDR_O>.
    Found 21-bit register for signal <addr_r>.
    Found 21-bit register for signal <addr_rr>.
    Found 21-bit register for signal <addr_rrr>.
    Found 21-bit register for signal <ERRORCOUNTER_O>.
    Found 3-bit register for signal <main_process.state>.
    Found finite state machine <FSM_12> for signal <main_process.state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0_idle                                        |
    | Power Up State     | e0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit adder for signal <main_process.counter[30]_GND_240_o_add_25_OUT> created at line 218.
    Found 21-bit adder for signal <main_process.addressCounter[20]_GND_240_o_add_40_OUT> created at line 1241.
    Found 21-bit adder for signal <main_process.errorCounter[20]_GND_240_o_add_44_OUT> created at line 1241.
    Found 1-bit 7-to-1 multiplexer for signal <main_process.state[2]_main_process.addressEnable_Mux_31_o> created at line 143.
    Found 21-bit comparator greater for signal <PWR_139_o_main_process.addressCounter[20]_LessThan_24_o> created at line 206
    Found 36-bit comparator equal for signal <n0057> created at line 237
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 195 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <glib_sram_interface_bist> synthesized.

Synthesizing Unit <PRBS>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\prbs\prbs.vhd".
        TA = (7,6,0,0)
        TN = 2
        L = 7
        W = 36
    Found 1-bit register for signal <sdv>.
    Found 1-bit register for signal <sdata>.
    Found 1-bit register for signal <serial.sdv_reg>.
    Found 1-bit register for signal <serial.sdata_reg>.
    Found 1-bit register for signal <pdv>.
    Found 1-bit register for signal <parallel.pdv_reg>.
    Found 1-bit register for signal <EN>.
    Found 36-bit register for signal <pdata>.
    Found 36-bit register for signal <parallel.pdata_reg>.
    Found 1-bit register for signal <serial.pattern<6>>.
    Found 1-bit register for signal <serial.pattern<5>>.
    Found 1-bit register for signal <serial.pattern<4>>.
    Found 1-bit register for signal <serial.pattern<3>>.
    Found 1-bit register for signal <serial.pattern<2>>.
    Found 1-bit register for signal <serial.pattern<1>>.
    Found 1-bit register for signal <serial.pattern<0>>.
    Found 1-bit register for signal <parallel.pattern<6>>.
    Found 1-bit register for signal <parallel.pattern<5>>.
    Found 1-bit register for signal <parallel.pattern<4>>.
    Found 1-bit register for signal <parallel.pattern<3>>.
    Found 1-bit register for signal <parallel.pattern<2>>.
    Found 1-bit register for signal <parallel.pattern<1>>.
    Found 1-bit register for signal <parallel.pattern<0>>.
    Summary:
	inferred  93 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PRBS> synthesized.

Synthesizing Unit <flash_interface_wrapper>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\flash\flash_interface_wrapper.vhd".
WARNING:Xst:647 - Input <IPBUS_I_ipb_addr<31:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPBUS_I_ipb_wdata<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <flash_interface_wrapper> synthesized.

Synthesizing Unit <flash_interface>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\flash\flash_interface.vhd".
    Set property "KEEP = TRUE" for signal <dataOut>.
    Found 1-bit register for signal <FLASH_O_e_b>.
    Found 1-bit register for signal <FLASH_O_g_b>.
    Found 1-bit register for signal <FLASH_O_w_b>.
    Found 1-bit register for signal <FLASH_O_tristate>.
    Found 1-bit register for signal <FLASH_O_l_b>.
    Found 1-bit register for signal <main_process.startWrite>.
    Found 1-bit register for signal <main_process.startRead>.
    Found 1-bit register for signal <writeDone_from_fsm>.
    Found 1-bit register for signal <dataValid_from_fsm>.
    Found 2-bit register for signal <main_process.w_state>.
    Found 2-bit register for signal <main_process.r_state>.
    Found 2-bit register for signal <main_process.c_state>.
    Found 16-bit register for signal <FLASH_O_data>.
    Found 16-bit register for signal <dataOut>.
    Found 3-bit register for signal <main_process.counter>.
    Found finite state machine <FSM_13> for signal <main_process.w_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | w_s0                                           |
    | Power Up State     | w_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <main_process.r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | r_s0                                           |
    | Power Up State     | r_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <main_process.c_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | c_s0                                           |
    | Power Up State     | c_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <main_process.counter[2]_GND_262_o_add_3_OUT> created at line 115.
    Found 3-bit adder for signal <main_process.c_state[1]_GND_262_o_add_23_OUT> created at line 171.
    Found 3-bit adder for signal <main_process.w_state[1]_GND_262_o_add_43_OUT> created at line 207.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.w_state[1]_FLASH_O_l_b_Mux_29_o> created at line 132.
    Found 1-bit 4-to-1 multiplexer for signal <main_process.w_state[1]_FLASH_O_e_b_Mux_30_o> created at line 132.
    Found 1-bit 4-to-1 multiplexer for signal <main_process.w_state[1]_FLASH_O_w_b_Mux_32_o> created at line 132.
    Found 1-bit 4-to-1 multiplexer for signal <main_process.w_state[1]_FLASH_O_tristate_Mux_33_o> created at line 132.
    Found 3-bit 4-to-1 multiplexer for signal <n0150> created at line 132.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_X_67_o_Mux_49_o> created at line 178.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_X_67_o_Mux_50_o> created at line 178.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_X_67_o_Mux_51_o> created at line 178.
    Found 3-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_X_67_o_wide_mux_54_OUT> created at line 178.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  51 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <flash_interface> synthesized.

Synthesizing Unit <sram_flash_buffers>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\mem\mem_buf\sram_flash_buffers.vhd".
WARNING:Xst:647 - Input <SRAM1_I_oe_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   8 Multiplexer(s).
Unit <sram_flash_buffers> synthesized.

Synthesizing Unit <icap_interface_wrapper>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\icap\icap_interface_wrapper.vhd".
    Summary:
	no macro.
Unit <icap_interface_wrapper> synthesized.

Synthesizing Unit <flashIcap_ioControl>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\icap\icap_interface_ioControl.vhd".
WARNING:Xst:647 - Input <IPBUS_I_ipb_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   5 Multiplexer(s).
Unit <flashIcap_ioControl> synthesized.

Synthesizing Unit <icap_interface>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\icap\icap_interface.vhd".
    Set property "KEEP = TRUE" for signal <data_i_ord<31>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<30>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<29>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<28>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<27>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<26>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<25>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<24>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<23>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<22>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<21>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<20>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<19>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<18>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<17>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<16>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<15>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<14>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<13>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<12>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<11>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<10>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<9>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<8>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<7>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<6>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<5>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<4>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<3>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<2>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<1>>.
    Set property "KEEP = TRUE" for signal <data_i_ord<0>>.
    Set property "KEEP = TRUE" for signal <busy_from_icap>.
    Found 1-bit register for signal <write_b_from_fsm>.
    Found 1-bit register for signal <cs_b_from_fsm>.
    Found 1-bit register for signal <main_process.startRead>.
    Found 1-bit register for signal <main_process.counter>.
    Found 1-bit register for signal <main_process.c_state>.
    Found 1-bit register for signal <main_process.writeDone_from_fsm>.
    Found 1-bit register for signal <main_process.readDone_from_fsm>.
    Found 1-bit register for signal <ACK_O>.
    Found 1-bit register for signal <main_process.startWrite>.
    Found 3-bit register for signal <main_process.w_state>.
    Found 2-bit register for signal <main_process.r_state>.
    Found 32-bit register for signal <DATA_O>.
    Found finite state machine <FSM_16> for signal <main_process.w_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | w_s0                                           |
    | Power Up State     | w_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <main_process.r_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | r_s0                                           |
    | Power Up State     | r_s0                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit adder for signal <main_process.counter[0]_PWR_153_o_add_4_OUT<0>> created at line 185.
    Found 1-bit adder for signal <main_process.w_state[2]_PWR_153_o_add_17_OUT<0>> created at line 213.
    Found 1-bit 3-to-1 multiplexer for signal <main_process.r_state[1]_main_process.w_state[2]_Mux_21_o> created at line 189.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <icap_interface> synthesized.

Synthesizing Unit <icap_interface_fsm>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\icap\icap_interface_fsm.vhd".
    Found 1-bit register for signal <FMS_SELECT_O>.
    Found 1-bit register for signal <CS_O>.
    Found 1-bit register for signal <WRITE_O>.
    Found 4-bit register for signal <main_process.i>.
    Found 32-bit register for signal <DATA_O>.
    Found 3-bit register for signal <main_process.state>.
    Found finite state machine <FSM_18> for signal <main_process.state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <main_process.i[3]_GND_274_o_add_19_OUT> created at line 105.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <icap_interface_fsm> synthesized.

Synthesizing Unit <i2c_master>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_master.vhd".
    Summary:
	no macro.
Unit <i2c_master> synthesized.

Synthesizing Unit <i2c_master_no_iobuf>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_master_no_iobuf.vhd".
WARNING:Xst:647 - Input <settings<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <command<30:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_master_no_iobuf.vhd" line 111: Output port <done_o> of the instance <u2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <i2c_master_no_iobuf> synthesized.

Synthesizing Unit <i2c_data>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_data.vhd".
        M = 1
        N = 12
    Set property "KEEP = TRUE" for signal <sda_in>.
    Set property "KEEP = TRUE" for signal <rdbit>.
WARNING:Xst:647 - Input <scl_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <i2cscl.level>.
    Found 1-bit register for signal <wrbit>.
    Found 1-bit register for signal <sclbit>.
    Found 10-bit register for signal <prescaler>.
    Found 4-bit register for signal <datafsm>.
    Found 1-bit register for signal <i2cscl.clkhasstarted>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <en>.
    Found 10-bit register for signal <i2cscl.timer>.
    Found 1-bit register for signal <bytereaddv>.
    Found 1-bit register for signal <completed>.
    Found 1-bit register for signal <failed>.
    Found 10-bit register for signal <i2csda.timer>.
    Found 8-bit register for signal <i2csda.byte>.
    Found 4-bit register for signal <i2csda.cnt>.
    Found 10-bit register for signal <i2csda.samplingtime>.
    Found 8-bit register for signal <byteread>.
    Found finite state machine <FSM_19> for signal <datafsm>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <prescaler[9]_GND_277_o_add_55_OUT> created at line 284.
    Found 10-bit subtractor for signal <GND_277_o_GND_277_o_sub_4_OUT<9:0>> created at line 152.
    Found 10-bit subtractor for signal <GND_277_o_GND_277_o_sub_12_OUT<9:0>> created at line 217.
    Found 4-bit subtractor for signal <GND_277_o_GND_277_o_sub_77_OUT<3:0>> created at line 328.
    Found 10-bit subtractor for signal <GND_277_o_GND_277_o_sub_90_OUT<9:0>> created at line 341.
    Found 1-bit tristate buffer for signal <sda_out<0>> created at line 41
    Found 1-bit tristate buffer for signal <sda_out<1>> created at line 41
    Found 1-bit tristate buffer for signal <scl_out<0>> created at line 38
    Found 1-bit tristate buffer for signal <scl_out<1>> created at line 38
    Found 10-bit comparator equal for signal <i2csda.timer[9]_GND_277_o_equal_57_o> created at line 284
    Found 10-bit comparator equal for signal <i2csda.timer[9]_i2csda.samplingtime[9]_equal_70_o> created at line 308
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   4 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_data> synthesized.

Synthesizing Unit <i2c_ctrl>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\i2c\i2c_ctrl.vhd".
WARNING:Xst:647 - Input <completed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <slaveaddress_reg>.
    Found 8-bit register for signal <slaveregister_reg>.
    Found 8-bit register for signal <datatoslave_reg>.
    Found 8-bit register for signal <addr>.
    Found 8-bit register for signal <reg>.
    Found 8-bit register for signal <wrdata>.
    Found 10-bit register for signal <clkprescaler_reg>.
    Found 2-bit register for signal <chopexecfsm>.
    Found 4-bit register for signal <ctrlfsm>.
    Found 4-bit register for signal <ctrlfsmprev>.
    Found 32-bit register for signal <reply>.
    Found 1-bit register for signal <reg_in.ff>.
    Found 1-bit register for signal <executestrobe_reg>.
    Found 1-bit register for signal <writetoslave_reg>.
    Found 1-bit register for signal <ralmode_reg>.
    Found 1-bit register for signal <extmode_reg>.
    Found 1-bit register for signal <reg_in.ff3>.
    Found 1-bit register for signal <reg_in.ff2>.
    Found 1-bit register for signal <reg_in.ff1>.
    Found 1-bit register for signal <reg_in.ff0>.
    Found 1-bit register for signal <exec>.
    Found 1-bit register for signal <wr>.
    Found 1-bit register for signal <ral>.
    Found 1-bit register for signal <extm>.
    Found 1-bit register for signal <startclk>.
    Found 1-bit register for signal <execstart>.
    Found 1-bit register for signal <execstop>.
    Found 1-bit register for signal <execwr>.
    Found 1-bit register for signal <execgetack>.
    Found 1-bit register for signal <execrd>.
    Found 1-bit register for signal <execsendack>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <main.interrupted>.
    Found 1-bit register for signal <error_rdack1>.
    Found 1-bit register for signal <error_rdack2>.
    Found 1-bit register for signal <error_rdack3>.
    Found 1-bit register for signal <error_rdack4>.
    Found 1-bit register for signal <main.clkhasstarted>.
    Found 1-bit register for signal <main.stdWR>.
    Found 1-bit register for signal <main.stdRD>.
    Found 1-bit register for signal <main.ralWR>.
    Found 1-bit register for signal <main.extRD>.
    Found 1-bit register for signal <main.extmflag>.
    Found 1-bit register for signal <enable_reg>.
    Found 10-bit register for signal <i2creg.timer>.
    Found 8-bit register for signal <extrddata>.
    Found 8-bit register for signal <rddata>.
    Found 10-bit register for signal <main.timer>.
    Found 1-bit register for signal <main.ralRD>.
    Found 3-bit register for signal <main.cnt>.
    Found 8-bit register for signal <bytetowrite>.
    Found 1-bit register for signal <done_o>.
    Found 1-bit register for signal <busy_o>.
    Found finite state machine <FSM_20> for signal <chopexecfsm>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State req_stop_1 is never reached in FSM <ctrlfsm>.
    Found finite state machine <FSM_21> for signal <ctrlfsm>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 84                                             |
    | Inputs             | 13                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <GND_283_o_GND_283_o_sub_11_OUT<9:0>> created at line 213.
    Found 3-bit subtractor for signal <GND_283_o_GND_283_o_sub_82_OUT<2:0>> created at line 521.
    Found 10-bit subtractor for signal <GND_283_o_GND_283_o_sub_114_OUT<9:0>> created at line 574.
    Found 1-bit 3-to-1 multiplexer for signal <chopexecfsm[1]_X_81_o_Mux_14_o> created at line 186.
    Found 4-bit 16-to-1 multiplexer for signal <ctrlfsm[3]_PWR_159_o_wide_mux_102_OUT> created at line 327.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 179 D-type flip-flop(s).
	inferred  93 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <i2c_ctrl> synthesized.

Synthesizing Unit <spi_master>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\spi\spi_master.vhd".
        dwidth = 32
    Found 1-bit register for signal <ss_b>.
    Found 7-bit register for signal <shiftreg.fo>.
    Found 12-bit register for signal <sckgen.prescaler>.
    Found 1-bit register for signal <sckgen.state>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <en.enable>.
    Found 1-bit register for signal <strobe>.
    Found 12-bit register for signal <sckgen.timer>.
    Found 6-bit register for signal <sckgen.counter>.
    Found 1-bit register for signal <mosi>.
    Found 32-bit register for signal <shiftreg.txdata>.
    Found 32-bit register for signal <shiftreg.rxdata>.
    Found 1-bit register for signal <shiftreg.sck_assertion_edge>.
    Found 1-bit register for signal <shiftreg.sck_deassertion_edge>.
    Found 1-bit register for signal <shiftreg.sck_prev>.
    Found 1-bit register for signal <shiftreg.cpol>.
    Found 1-bit register for signal <shiftreg.cpha>.
    Found 1-bit register for signal <shiftreg.msbfirst>.
    Found 3-bit register for signal <shiftreg.hold>.
    Found 32-bit register for signal <data_o>.
    Found 10-bit register for signal <en.timer>.
    Found 2-bit register for signal <en.state>.
    Found 10-bit register for signal <en.ssdelay>.
    Found 1-bit register for signal <sck>.
    Found 12-bit subtractor for signal <GND_285_o_GND_285_o_sub_2_OUT<11:0>> created at line 81.
    Found 6-bit subtractor for signal <GND_285_o_GND_285_o_sub_8_OUT<5:0>> created at line 96.
    Found 12-bit subtractor for signal <GND_285_o_GND_285_o_sub_11_OUT<11:0>> created at line 99.
    Found 10-bit subtractor for signal <GND_285_o_GND_285_o_sub_66_OUT<9:0>> created at line 303.
    Found 1-bit 8-to-1 multiplexer for signal <shiftreg.hold[2]_shiftreg.fo[6]_Mux_31_o> created at line 172.
    Found 10-bit 4-to-1 multiplexer for signal <en.state[1]_en.timer[9]_wide_mux_72_OUT> created at line 259.
    Found 2-bit 4-to-1 multiplexer for signal <en.state[1]_en.state[1]_wide_mux_73_OUT> created at line 259.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <en.state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred  45 Multiplexer(s).
Unit <spi_master> synthesized.

Synthesizing Unit <cdce_synchronizer>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_synchronizer.vhd".
        PWRDOWN_DELAY = 1000
        SYNC_DELAY = 1000000
    Found 2-bit register for signal <cdce_control.state>.
    Found 1-bit register for signal <fsm_pwrdown>.
    Found 1-bit register for signal <fsm_sync>.
    Found 1-bit register for signal <SYNC_DONE_O>.
    Found 1-bit register for signal <SYNC_BUSY_O>.
    Found 1-bit register for signal <cdce_control.timer<19>>.
    Found 1-bit register for signal <cdce_control.timer<18>>.
    Found 1-bit register for signal <cdce_control.timer<17>>.
    Found 1-bit register for signal <cdce_control.timer<16>>.
    Found 1-bit register for signal <cdce_control.timer<15>>.
    Found 1-bit register for signal <cdce_control.timer<14>>.
    Found 1-bit register for signal <cdce_control.timer<13>>.
    Found 1-bit register for signal <cdce_control.timer<12>>.
    Found 1-bit register for signal <cdce_control.timer<11>>.
    Found 1-bit register for signal <cdce_control.timer<10>>.
    Found 1-bit register for signal <cdce_control.timer<9>>.
    Found 1-bit register for signal <cdce_control.timer<8>>.
    Found 1-bit register for signal <cdce_control.timer<7>>.
    Found 1-bit register for signal <cdce_control.timer<6>>.
    Found 1-bit register for signal <cdce_control.timer<5>>.
    Found 1-bit register for signal <cdce_control.timer<4>>.
    Found 1-bit register for signal <cdce_control.timer<3>>.
    Found 1-bit register for signal <cdce_control.timer<2>>.
    Found 1-bit register for signal <cdce_control.timer<1>>.
    Found 1-bit register for signal <cdce_control.timer<0>>.
    Found finite state machine <FSM_24> for signal <cdce_control.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_from_bufg_mux (rising_edge)                |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <GND_287_o_GND_287_o_sub_6_OUT<19:0>> created at line 163.
    Found 20-bit 3-to-1 multiplexer for signal <cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT> created at line 140.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cdce_synchronizer> synthesized.

Synthesizing Unit <cdce_phase_mon_v2_wrapper>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd".
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 82: Output port <LOCKED> of the instance <ttclk_pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_monitoring_stats_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_test_d_clk_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_test_d_clk_cdce_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_test_xor_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 90: Output port <debug_test_xor_mclk_o> of the instance <sfp_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_monitoring_stats_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_test_d_clk_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_test_d_clk_cdce_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_test_xor_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2_wrapper.vhd" line 113: Output port <debug_test_xor_mclk_o> of the instance <fmc1_cdce_pm> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cdce_phase_mon_v2_wrapper> synthesized.

Synthesizing Unit <ttclk_mmcm>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\pll\ttclk_mmcm.vhd".
    Summary:
	no macro.
Unit <ttclk_mmcm> synthesized.

Synthesizing Unit <cdce_phase_mon_v2>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\system\cdce\cdce_phase_mon_v2\cdce_phase_mon_v2.vhd".
    Found 16-bit register for signal <monitoring_stats>.
    Found 17-bit register for signal <timer>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <phase_ok>.
    Found 16-bit adder for signal <monitoring_stats[15]_GND_323_o_add_1_OUT> created at line 110.
    Found 17-bit subtractor for signal <GND_323_o_GND_323_o_sub_4_OUT<16:0>> created at line 112.
    Found 8-bit comparator greater for signal <monitoring_stats[15]_threshold_upper[7]_LessThan_7_o> created at line 119
    Found 8-bit comparator greater for signal <threshold_lower[7]_monitoring_stats[15]_LessThan_8_o> created at line 120
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cdce_phase_mon_v2> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\usr\user_logic_bench_empty.vhd".
WARNING:Xst:647 - Input <amc_port_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <amc_port_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <amc_port_tx_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <amc_port_rx_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_rx_p<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_rx_n<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_mod_abs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_rxlos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sfp_txfault> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_mac_syncacqstatus_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_mac_serdes_locked_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_pcie_amc_tx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_pcie_amc_tx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_dataout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_bytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_bytecount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_dwcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_bar> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_cpladdr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_cplparam> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_rdaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_rdchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wraddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wrchannel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wrbytevalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_regout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_prmcsr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_devcsr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_linkcsr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_msicsr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_cfg_i_ltssm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sram_rdata_i<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sram_rdata_i<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_adr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_dat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <amc_slot_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out0_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out0_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_clk0_m2c_xpoint2_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_clk0_m2c_xpoint2_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out1_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out1_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcie_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcie_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out2_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out2_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk125_2_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk125_2_bufg_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_gbtclk1_m2c_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_gbtclk1_m2c_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_gbtclk0_m2c_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_gbtclk0_m2c_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out3_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out3_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <xpoint1_clk3_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <xpoint1_clk3_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out4_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cdce_out4_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk0_m2c_xpoint2_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk0_m2c_xpoint2_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk1_m2c_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk1_m2c_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk2_bidir_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk2_bidir_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk3_bidir_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_clk3_bidir_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_clk1_m2c_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_clk1_m2c_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc1_present_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc2_present_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p1_tx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_eth_amc_p1_tx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_readreq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_writereq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_lastwrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_slv_i_io> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[1]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[2]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[3]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[4]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[5]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[6]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_dma_i[7]_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_sys_pcie_int_i_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_cdce_locked_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_mosi_i[0]_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <amc_port_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <amc_port_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_pcie_amc_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_pcie_amc_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[1]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[2]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[3]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[4]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[5]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[6]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_rddata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_regin> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_param> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_control> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_dma_o[7]_fifocnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_int_o_msgnum> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_addr_o<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_addr_o<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_wdata_o<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_wdata_o<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_miso_o[0]_wb_dat> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_v6_led_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cdce_out0_gtxe1_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cdce_out3_gtxe1_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p1_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_eth_amc_p1_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sys_pcie_mgt_refclk_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_accept> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_abort> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_slv_o_ur> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sys_pcie_int_o_request> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[1]_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[1]_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[1]_cs> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[1]_writeEnable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[2]_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[2]_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[2]_cs> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_sram_control_o[2]_writeEnable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sec_clk_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_cdce_sel_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_cdce_sync_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_miso_o[0]_wb_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_miso_o[0]_wb_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <user_logic> synthesized.

Synthesizing Unit <verilog_trigger_top>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\verilog_trigger_top.v".
WARNING:Xst:653 - Signal <ipb_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <io_rd_data_reg>.
    Found 1-bit register for signal <io_rd_ack_reg>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <verilog_trigger_top> synthesized.

Synthesizing Unit <stub_processing_all_modules>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\stub_processing_all_modules.v".
    Found 32-bit register for signal <io_rd_data_reg>.
    Found 1-bit register for signal <io_rd_ack_reg>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <stub_processing_all_modules> synthesized.

Synthesizing Unit <stub_processing_top>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\stub_processing_top.v".
    Found 32-bit register for signal <io_rd_data_reg>.
    Found 1-bit register for signal <io_rd_ack_reg>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <stub_processing_top> synthesized.

Synthesizing Unit <ST_stub_tagging_top>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\ST_stub_tagging_top.v".
WARNING:Xst:647 - Input <proc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ST_stub_tagging_top> synthesized.

Synthesizing Unit <ST_io_block>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\verilog\ST_io_block.v".
WARNING:Xst:647 - Input <io_wr_data<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_fsm>.
    Found 16-bit register for signal <aurora1_datareg1>.
    Found 16-bit register for signal <aurora1_datareg2>.
    Found 16-bit register for signal <aurora1_datareg3>.
    Found 16-bit register for signal <aurora2_datareg1>.
    Found 16-bit register for signal <aurora2_datareg2>.
    Found 16-bit register for signal <aurora2_datareg3>.
    Found 32-bit register for signal <latency_1to2_reg>.
    Found 32-bit register for signal <latency_2to1_reg>.
    Found 32-bit register for signal <latency_1to2_local_reg>.
    Found 32-bit register for signal <latency_2to1_local_reg>.
    Found 1-bit register for signal <io_rd_ack_reg>.
    Found 32-bit register for signal <aurora1_rdbk_data3_reg>.
    Found 32-bit register for signal <aurora1_rdbk_data2_reg>.
    Found 32-bit register for signal <aurora1_rdbk_data1_reg>.
    Found 32-bit register for signal <aurora1_rdbk_stat3_reg>.
    Found 32-bit register for signal <aurora1_rdbk_stat2_reg>.
    Found 32-bit register for signal <aurora1_rdbk_stat1_reg>.
    Found 32-bit register for signal <aurora2_rdbk_data3_reg>.
    Found 32-bit register for signal <aurora2_rdbk_data2_reg>.
    Found 32-bit register for signal <aurora2_rdbk_data1_reg>.
    Found 32-bit register for signal <aurora2_rdbk_stat3_reg>.
    Found 32-bit register for signal <aurora2_rdbk_stat2_reg>.
    Found 32-bit register for signal <aurora2_rdbk_stat1_reg>.
    Found 32-bit register for signal <io_rd_data_reg>.
    Found 2-bit register for signal <aurora_en>.
    Summary:
	inferred 644 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <ST_io_block> synthesized.

Synthesizing Unit <aurora_test_1>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module.v".
        SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module.v" line 221: Output port <s_axis_tready> of the instance <rx_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module.v" line 282: Output port <DRPDO_OUT> of the instance <aurora_module_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module.v" line 282: Output port <DRDY_OUT> of the instance <aurora_module_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <lane_up_r2>.
    Found 1-bit register for signal <lane_up_r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <aurora_test_1> synthesized.

Synthesizing Unit <aurora_CLOCK_MODULE>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\aurora_clock_module.v".
        MULT = 8.000000
        DIVIDE = 2
        CLK_PERIOD = 6.400000
        OUT0_DIVIDE = 4.000000
        OUT1_DIVIDE = 4
        OUT2_DIVIDE = 4
        OUT3_DIVIDE = 4
    Summary:
	no macro.
Unit <aurora_CLOCK_MODULE> synthesized.

Synthesizing Unit <aurora_8b10b_1>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd".
        SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" line 644: Output port <CHANNEL_BOND_LOAD> of the instance <aurora_lane_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" line 712: Output port <RXRECCLK1_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" line 712: Output port <RXRECCLK2_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" line 712: Output port <TXOUTCLK2_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1.vhd" line 881: Output port <LL_OP_DST_RDY_N> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <aurora_8b10b_1> synthesized.

Synthesizing Unit <aurora_8b10b_1_AURORA_LANE>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_aurora_lane.vhd".
WARNING:Xst:647 - Input <CHANNEL_UP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <aurora_8b10b_1_AURORA_LANE> synthesized.

Synthesizing Unit <aurora_8b10b_1_LANE_INIT_SM>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_lane_init_sm.vhd".
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <align_r>.
    Found 1-bit register for signal <realign_r>.
    Found 1-bit register for signal <polarity_r>.
    Found 1-bit register for signal <ack_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <ENABLE_ERR_DETECT_Buffer>.
    Found 1-bit register for signal <odd_word_r>.
    Found 8-bit register for signal <counter1_r>.
    Found 1-bit register for signal <reset_count_r>.
    Found 2-bit register for signal <RX_CHAR_IS_COMMA_R>.
    Found 1-bit register for signal <prev_char_was_comma_r>.
    Found 1-bit register for signal <comma_over_two_cycles_r>.
    Found 16-bit register for signal <counter2_r>.
    Found 4-bit register for signal <counter3_r>.
    Found 16-bit register for signal <counter4_r>.
    Found 16-bit register for signal <counter5_r>.
    Found 1-bit register for signal <prev_count_128d_done_r>.
    Found 1-bit register for signal <do_watchdog_count_r>.
    Found 1-bit register for signal <rx_polarity_r>.
    Found 1-bit register for signal <begin_r>.
    Found 8-bit adder for signal <counter1_r[0]_GND_348_o_add_2_OUT> created at line 398.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_1_LANE_INIT_SM> synthesized.

Synthesizing Unit <aurora_8b10b_1_CHBOND_COUNT_DEC>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_chbond_count_dec.vhd".
    WARNING:Xst:2404 -  FFs/Latches <CHANNEL_BOND_LOAD_Buffer<0:0>> (without init value) have a constant value of 0 in block <aurora_8b10b_1_CHBOND_COUNT_DEC>.
    Summary:
	no macro.
Unit <aurora_8b10b_1_CHBOND_COUNT_DEC> synthesized.

Synthesizing Unit <aurora_8b10b_1_SYM_GEN>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_sym_gen.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_ecp_r>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <gen_cc_r>.
    Found 1-bit register for signal <gen_a_r>.
    Found 2-bit register for signal <gen_k_r>.
    Found 2-bit register for signal <gen_r_r>.
    Found 2-bit register for signal <gen_v_r>.
    Found 1-bit register for signal <gen_k_fsm_r>.
    Found 2-bit register for signal <gen_sp_data_r>.
    Found 2-bit register for signal <gen_spa_data_r>.
    Found 1-bit register for signal <TX_DATA_Buffer<15>>.
    Found 1-bit register for signal <TX_DATA_Buffer<14>>.
    Found 1-bit register for signal <TX_DATA_Buffer<13>>.
    Found 1-bit register for signal <TX_DATA_Buffer<12>>.
    Found 1-bit register for signal <TX_DATA_Buffer<11>>.
    Found 1-bit register for signal <TX_DATA_Buffer<10>>.
    Found 1-bit register for signal <TX_DATA_Buffer<9>>.
    Found 1-bit register for signal <TX_DATA_Buffer<8>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<7>>.
    Found 1-bit register for signal <TX_DATA_Buffer<6>>.
    Found 1-bit register for signal <TX_DATA_Buffer<5>>.
    Found 1-bit register for signal <TX_DATA_Buffer<4>>.
    Found 1-bit register for signal <TX_DATA_Buffer<3>>.
    Found 1-bit register for signal <TX_DATA_Buffer<2>>.
    Found 1-bit register for signal <TX_DATA_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<0>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<0>>.
    Found 1-bit register for signal <gen_scp_r>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred  90 Multiplexer(s).
Unit <aurora_8b10b_1_SYM_GEN> synthesized.

Synthesizing Unit <aurora_8b10b_1_SYM_DEC>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec.vhd".
    Found 1-bit register for signal <word_aligned_data_r<0>>.
    Found 1-bit register for signal <word_aligned_data_r<1>>.
    Found 1-bit register for signal <word_aligned_data_r<2>>.
    Found 1-bit register for signal <word_aligned_data_r<3>>.
    Found 1-bit register for signal <word_aligned_data_r<4>>.
    Found 1-bit register for signal <word_aligned_data_r<5>>.
    Found 1-bit register for signal <word_aligned_data_r<6>>.
    Found 1-bit register for signal <word_aligned_data_r<7>>.
    Found 1-bit register for signal <word_aligned_data_r<8>>.
    Found 1-bit register for signal <word_aligned_data_r<9>>.
    Found 1-bit register for signal <word_aligned_data_r<10>>.
    Found 1-bit register for signal <word_aligned_data_r<11>>.
    Found 1-bit register for signal <word_aligned_data_r<12>>.
    Found 1-bit register for signal <word_aligned_data_r<13>>.
    Found 1-bit register for signal <word_aligned_data_r<14>>.
    Found 1-bit register for signal <word_aligned_data_r<15>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<0>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<1>>.
    Found 16-bit register for signal <rx_pe_data_r>.
    Found 16-bit register for signal <RX_PE_DATA_Buffer>.
    Found 2-bit register for signal <rx_pe_control_r>.
    Found 2-bit register for signal <rx_pad_d_r>.
    Found 1-bit register for signal <RX_PAD_Buffer>.
    Found 1-bit register for signal <RX_PE_DATA_V_Buffer>.
    Found 4-bit register for signal <rx_scp_d_r>.
    Found 1-bit register for signal <RX_SCP_Buffer>.
    Found 4-bit register for signal <rx_ecp_d_r>.
    Found 1-bit register for signal <RX_ECP_Buffer>.
    Found 4-bit register for signal <prev_beat_sp_d_r>.
    Found 1-bit register for signal <prev_beat_sp_r>.
    Found 4-bit register for signal <prev_beat_spa_d_r>.
    Found 1-bit register for signal <prev_beat_spa_r>.
    Found 4-bit register for signal <rx_sp_d_r>.
    Found 1-bit register for signal <RX_SP_Buffer>.
    Found 4-bit register for signal <rx_spa_d_r>.
    Found 1-bit register for signal <RX_SPA_Buffer>.
    Found 2-bit register for signal <rx_sp_neg_d_r>.
    Found 2-bit register for signal <rx_spa_neg_d_r>.
    Found 1-bit register for signal <RX_NEG_Buffer>.
    Found 4-bit register for signal <got_a_d_r>.
    Found 2-bit register for signal <GOT_A_Buffer>.
    Found 4-bit register for signal <prev_beat_v_d_r>.
    Found 1-bit register for signal <prev_beat_v_r>.
    Found 4-bit register for signal <rx_v_d_r>.
    Found 1-bit register for signal <GOT_V_Buffer>.
    Found 1-bit register for signal <first_v_received_r>.
    Found 4-bit register for signal <rx_cc_r>.
    Found 1-bit register for signal <RX_CC_Buffer>.
    Found 1-bit register for signal <left_aligned_r>.
    Summary:
	inferred 114 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <aurora_8b10b_1_SYM_DEC> synthesized.

Synthesizing Unit <aurora_8b10b_1_ERR_DETECT>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_err_detect.vhd".
    Found 1-bit register for signal <soft_err_flop_r>.
    Found 1-bit register for signal <SOFT_ERR_Buffer>.
    Found 1-bit register for signal <hard_err_flop_r>.
    Found 1-bit register for signal <HARD_ERR_Buffer>.
    Found 2-bit register for signal <good_count_r>.
    Found 2-bit register for signal <count_r>.
    Found 1-bit register for signal <bucket_full_r>.
    Found 2-bit register for signal <soft_err_r>.
    Found finite state machine <FSM_25> for signal <good_count_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_794_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <count_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 9                                              |
    | Outputs            | 2                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_794_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <aurora_8b10b_1_ERR_DETECT> synthesized.

Synthesizing Unit <aurora_8b10b_1_HOTPLUG>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_hotplug.vhd".
        ENABLE_HOTPLUG = 1
    Found 2-bit register for signal <link_reset_r>.
    Found 2-bit register for signal <LINK_RESET_OUT>.
    Found 20-bit register for signal <count_for_reset_r>.
    Found 20-bit adder for signal <count_for_reset_r[19]_GND_353_o_add_0_OUT> created at line 217.
    Found 20-bit comparator greater for signal <PWR_201_o_count_for_reset_r[19]_LessThan_4_o> created at line 223
    Found 20-bit comparator greater for signal <PWR_201_o_count_for_reset_r[19]_LessThan_6_o> created at line 225
    Found 20-bit comparator greater for signal <count_for_reset_r[19]_PWR_201_o_LessThan_7_o> created at line 225
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <aurora_8b10b_1_HOTPLUG> synthesized.

Synthesizing Unit <aurora_8b10b_1_cir_fifo>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_hotplug.vhd".
    Found 1-bit register for signal <DOUT>.
    Found 3-bit register for signal <wr_ptr>.
    Found 8-bit register for signal <mem>.
    Found 3-bit register for signal <rd_ptr>.
    Found 3-bit adder for signal <wr_ptr[2]_GND_354_o_add_1_OUT> created at line 88.
    Found 3-bit adder for signal <rd_ptr[2]_GND_354_o_add_5_OUT> created at line 99.
    Found 1-bit 8-to-1 multiplexer for signal <rd_ptr[2]_mem[7]_Mux_4_o> created at line 98.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <aurora_8b10b_1_cir_fifo> synthesized.

Synthesizing Unit <aurora_8b10b_1_GTX_WRAPPER>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd".
        SIM_GTXRESET_SPEEDUP = 1
WARNING:Xst:647 - Input <ENCHANSYNC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXUSRCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TXUSRCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" line 273: Output port <RXCLKCORCNT_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" line 273: Output port <RXRESETDONE_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" line 273: Output port <TXPLLLKDET_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" line 273: Output port <TXRESETDONE_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RXRECCLK1_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXRECCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TXOUTCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <aurora_8b10b_1_GTX_WRAPPER> synthesized.

Synthesizing Unit <AURORA_8B10B_1_GTX>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_gtx.vhd".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = "0000110100"
    Summary:
	no macro.
Unit <AURORA_8B10B_1_GTX> synthesized.

Synthesizing Unit <aurora_8b10b_1_GLOBAL_LOGIC>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_global_logic.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_1_GLOBAL_LOGIC> synthesized.

Synthesizing Unit <aurora_8b10b_1_CHANNEL_INIT_SM>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_channel_init_sm.vhd".
WARNING:Xst:647 - Input <GOT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CH_BOND_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHANNEL_BOND_LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <verify_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <ready_r2>.
    Found 1-bit register for signal <CHANNEL_UP_Buffer>.
    Found 1-bit register for signal <START_RX_Buffer>.
    Found 8-bit register for signal <free_count_r>.
    Found 16-bit register for signal <verify_watchdog_r>.
    Found 1-bit register for signal <all_lanes_v_r>.
    Found 1-bit register for signal <got_first_v_r>.
    Found 32-bit register for signal <v_count_r>.
    Found 1-bit register for signal <bad_v_r>.
    Found 3-bit register for signal <rxver_count_r>.
    Found 8-bit register for signal <txver_count_r>.
    Found 1-bit register for signal <wait_for_lane_up_r>.
    Found 8-bit adder for signal <free_count_r[0]_GND_373_o_add_0_OUT> created at line 344.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
Unit <aurora_8b10b_1_CHANNEL_INIT_SM> synthesized.

Synthesizing Unit <aurora_8b10b_1_IDLE_AND_VER_GEN>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_idle_and_ver_gen.vhd".
    Found 4-bit register for signal <downcounter_r>.
    Found 1-bit register for signal <prev_cycle_gen_ver_r>.
    Found 1-bit register for signal <gen_ver_word_2_r>.
    Found 4-bit register for signal <lfsr_shift_register_r>.
    Found 4-bit subtractor for signal <GND_374_o_GND_374_o_sub_6_OUT<3:0>> created at line 291.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_1_IDLE_AND_VER_GEN> synthesized.

Synthesizing Unit <aurora_8b10b_1_CHANNEL_ERR_DETECT>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_channel_err_detect.vhd".
    Found 1-bit register for signal <hard_err_r>.
    Found 1-bit register for signal <CHANNEL_SOFT_ERR_Buffer>.
    Found 1-bit register for signal <CHANNEL_HARD_ERR_Buffer>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <RESET_CHANNEL_Buffer>.
    Found 1-bit register for signal <soft_err_r>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <aurora_8b10b_1_CHANNEL_ERR_DETECT> synthesized.

Synthesizing Unit <aurora_8b10b_1_AXI_TO_LL>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_axi_to_ll.vhd".
        DATA_WIDTH = 16
        STRB_WIDTH = 2
        REM_WIDTH = 1
        USE_UFC_REM = 0
    Found 1-bit register for signal <new_pkt_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <aurora_8b10b_1_AXI_TO_LL> synthesized.

Synthesizing Unit <aurora_8b10b_1_TX_LL>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_1_TX_LL> synthesized.

Synthesizing Unit <aurora_8b10b_1_TX_LL_DATAPATH>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll_datapath.vhd".
    Found 16-bit register for signal <storage_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <storage_v_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <storage_pad_r>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 16-bit register for signal <TX_PE_DATA_Buffer>.
    Found 1-bit register for signal <TX_PE_DATA_V_Buffer>.
    Found 1-bit register for signal <GEN_PAD_Buffer>.
    Found 1-bit register for signal <in_frame_r>.
    Summary:
	inferred  55 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_1_TX_LL_DATAPATH> synthesized.

Synthesizing Unit <aurora_8b10b_1_TX_LL_CONTROL>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_tx_ll_control.vhd".
WARNING:Xst:647 - Input <TX_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WARN_CC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <idle_r>.
    Found 1-bit register for signal <sof_r>.
    Found 1-bit register for signal <sof_data_eof_1_r>.
    Found 1-bit register for signal <sof_data_eof_2_r>.
    Found 1-bit register for signal <sof_data_eof_3_r>.
    Found 1-bit register for signal <data_r>.
    Found 1-bit register for signal <data_eof_1_r>.
    Found 1-bit register for signal <data_eof_2_r>.
    Found 1-bit register for signal <data_eof_3_r>.
    Found 1-bit register for signal <GEN_SCP_Buffer>.
    Found 1-bit register for signal <GEN_ECP_Buffer>.
    Found 1-bit register for signal <TX_DST_RDY_N_Buffer>.
    Found 1-bit register for signal <do_cc_r>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <aurora_8b10b_1_TX_LL_CONTROL> synthesized.

Synthesizing Unit <aurora_8b10b_1_LL_TO_AXI>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_ll_to_axi.vhd".
        DATA_WIDTH = 16
        STRB_WIDTH = 2
        USE_UFC_REM = 0
        REM_WIDTH = 1
WARNING:Xst:647 - Input <LL_IP_SOF_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <aurora_8b10b_1_LL_TO_AXI> synthesized.

Synthesizing Unit <aurora_8b10b_1_RX_LL>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_rx_ll.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_1_RX_LL> synthesized.

Synthesizing Unit <aurora_8b10b_1_RX_LL_PDU_DATAPATH>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_1\src\aurora_8b10b_1_rx_ll_pdu_datapath.vhd".
    Found 1-bit register for signal <storage_v_r>.
    Found 16-bit register for signal <RX_D_Buffer>.
    Found 1-bit register for signal <RX_SRC_RDY_N_Buffer>.
    Found 1-bit register for signal <in_frame_r>.
    Found 1-bit register for signal <sof_in_storage_r>.
    Found 1-bit register for signal <RX_SOF_N_Buffer>.
    Found 1-bit register for signal <RX_EOF_N_Buffer>.
    Found 1-bit register for signal <pad_in_storage_r>.
    Found 1-bit register for signal <RX_REM_Buffer>.
    Found 1-bit register for signal <FRAME_ERR_Buffer>.
    Found 16-bit register for signal <storage_r>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <aurora_8b10b_1_RX_LL_PDU_DATAPATH> synthesized.

Synthesizing Unit <aurora_STANDARD_CC_MODULE>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\aurora_standard_cc_module.v".
WARNING:Xst:647 - Input <PLL_NOT_LOCKED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_13d_flop_r>.
    Found 15-bit register for signal <count_16d_srl_r>.
    Found 1-bit register for signal <count_16d_flop_r>.
    Found 23-bit register for signal <count_24d_srl_r>.
    Found 1-bit register for signal <count_24d_flop_r>.
    Found 10-bit register for signal <prepare_count_r>.
    Found 1-bit register for signal <WARN_CC>.
    Found 1-bit register for signal <reset_r>.
    Found 6-bit register for signal <cc_count_r>.
    Found 1-bit register for signal <DO_CC>.
    Found 12-bit register for signal <count_13d_srl_r>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <aurora_STANDARD_CC_MODULE> synthesized.

Synthesizing Unit <aurora_RESET_LOGIC>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\aurora_reset_logic.v".
    Found 4-bit register for signal <reset_debounce_r>.
    Found 1-bit register for signal <reset_debounce_r2>.
    Found 1-bit register for signal <reset_debounce_r3>.
    Found 1-bit register for signal <reset_debounce_r4>.
    Found 4-bit register for signal <debounce_gt_rst_r>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <aurora_RESET_LOGIC> synthesized.

Synthesizing Unit <aurora_test_2>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module_2.v".
        SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module_2.v" line 220: Output port <s_axis_tready> of the instance <rx_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module_2.v" line 281: Output port <DRPDO_OUT> of the instance <aurora_module_i_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Aurora_Module_2.v" line 281: Output port <DRDY_OUT> of the instance <aurora_module_i_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <lane_up_r2>.
    Found 1-bit register for signal <lane_up_r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <aurora_test_2> synthesized.

Synthesizing Unit <aurora_8b10b_2>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd".
        SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" line 644: Output port <CHANNEL_BOND_LOAD> of the instance <aurora_lane_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" line 712: Output port <RXRECCLK1_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" line 712: Output port <RXRECCLK2_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" line 712: Output port <TXOUTCLK2_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2.vhd" line 881: Output port <LL_OP_DST_RDY_N> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <aurora_8b10b_2> synthesized.

Synthesizing Unit <aurora_8b10b_2_AURORA_LANE>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_aurora_lane.vhd".
WARNING:Xst:647 - Input <CHANNEL_UP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <aurora_8b10b_2_AURORA_LANE> synthesized.

Synthesizing Unit <aurora_8b10b_2_LANE_INIT_SM>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_lane_init_sm.vhd".
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <align_r>.
    Found 1-bit register for signal <realign_r>.
    Found 1-bit register for signal <polarity_r>.
    Found 1-bit register for signal <ack_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <ENABLE_ERR_DETECT_Buffer>.
    Found 1-bit register for signal <odd_word_r>.
    Found 8-bit register for signal <counter1_r>.
    Found 1-bit register for signal <reset_count_r>.
    Found 2-bit register for signal <RX_CHAR_IS_COMMA_R>.
    Found 1-bit register for signal <prev_char_was_comma_r>.
    Found 1-bit register for signal <comma_over_two_cycles_r>.
    Found 16-bit register for signal <counter2_r>.
    Found 4-bit register for signal <counter3_r>.
    Found 16-bit register for signal <counter4_r>.
    Found 16-bit register for signal <counter5_r>.
    Found 1-bit register for signal <prev_count_128d_done_r>.
    Found 1-bit register for signal <do_watchdog_count_r>.
    Found 1-bit register for signal <rx_polarity_r>.
    Found 1-bit register for signal <begin_r>.
    Found 8-bit adder for signal <counter1_r[0]_GND_389_o_add_2_OUT> created at line 398.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_2_LANE_INIT_SM> synthesized.

Synthesizing Unit <aurora_8b10b_2_CHBOND_COUNT_DEC>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_chbond_count_dec.vhd".
    WARNING:Xst:2404 -  FFs/Latches <CHANNEL_BOND_LOAD_Buffer<0:0>> (without init value) have a constant value of 0 in block <aurora_8b10b_2_CHBOND_COUNT_DEC>.
    Summary:
	no macro.
Unit <aurora_8b10b_2_CHBOND_COUNT_DEC> synthesized.

Synthesizing Unit <aurora_8b10b_2_SYM_GEN>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_sym_gen.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_ecp_r>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <gen_cc_r>.
    Found 1-bit register for signal <gen_a_r>.
    Found 2-bit register for signal <gen_k_r>.
    Found 2-bit register for signal <gen_r_r>.
    Found 2-bit register for signal <gen_v_r>.
    Found 1-bit register for signal <gen_k_fsm_r>.
    Found 2-bit register for signal <gen_sp_data_r>.
    Found 2-bit register for signal <gen_spa_data_r>.
    Found 1-bit register for signal <TX_DATA_Buffer<15>>.
    Found 1-bit register for signal <TX_DATA_Buffer<14>>.
    Found 1-bit register for signal <TX_DATA_Buffer<13>>.
    Found 1-bit register for signal <TX_DATA_Buffer<12>>.
    Found 1-bit register for signal <TX_DATA_Buffer<11>>.
    Found 1-bit register for signal <TX_DATA_Buffer<10>>.
    Found 1-bit register for signal <TX_DATA_Buffer<9>>.
    Found 1-bit register for signal <TX_DATA_Buffer<8>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<7>>.
    Found 1-bit register for signal <TX_DATA_Buffer<6>>.
    Found 1-bit register for signal <TX_DATA_Buffer<5>>.
    Found 1-bit register for signal <TX_DATA_Buffer<4>>.
    Found 1-bit register for signal <TX_DATA_Buffer<3>>.
    Found 1-bit register for signal <TX_DATA_Buffer<2>>.
    Found 1-bit register for signal <TX_DATA_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<0>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<0>>.
    Found 1-bit register for signal <gen_scp_r>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred  90 Multiplexer(s).
Unit <aurora_8b10b_2_SYM_GEN> synthesized.

Synthesizing Unit <aurora_8b10b_2_SYM_DEC>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec.vhd".
    Found 1-bit register for signal <word_aligned_data_r<0>>.
    Found 1-bit register for signal <word_aligned_data_r<1>>.
    Found 1-bit register for signal <word_aligned_data_r<2>>.
    Found 1-bit register for signal <word_aligned_data_r<3>>.
    Found 1-bit register for signal <word_aligned_data_r<4>>.
    Found 1-bit register for signal <word_aligned_data_r<5>>.
    Found 1-bit register for signal <word_aligned_data_r<6>>.
    Found 1-bit register for signal <word_aligned_data_r<7>>.
    Found 1-bit register for signal <word_aligned_data_r<8>>.
    Found 1-bit register for signal <word_aligned_data_r<9>>.
    Found 1-bit register for signal <word_aligned_data_r<10>>.
    Found 1-bit register for signal <word_aligned_data_r<11>>.
    Found 1-bit register for signal <word_aligned_data_r<12>>.
    Found 1-bit register for signal <word_aligned_data_r<13>>.
    Found 1-bit register for signal <word_aligned_data_r<14>>.
    Found 1-bit register for signal <word_aligned_data_r<15>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<0>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<1>>.
    Found 16-bit register for signal <rx_pe_data_r>.
    Found 16-bit register for signal <RX_PE_DATA_Buffer>.
    Found 2-bit register for signal <rx_pe_control_r>.
    Found 2-bit register for signal <rx_pad_d_r>.
    Found 1-bit register for signal <RX_PAD_Buffer>.
    Found 1-bit register for signal <RX_PE_DATA_V_Buffer>.
    Found 4-bit register for signal <rx_scp_d_r>.
    Found 1-bit register for signal <RX_SCP_Buffer>.
    Found 4-bit register for signal <rx_ecp_d_r>.
    Found 1-bit register for signal <RX_ECP_Buffer>.
    Found 4-bit register for signal <prev_beat_sp_d_r>.
    Found 1-bit register for signal <prev_beat_sp_r>.
    Found 4-bit register for signal <prev_beat_spa_d_r>.
    Found 1-bit register for signal <prev_beat_spa_r>.
    Found 4-bit register for signal <rx_sp_d_r>.
    Found 1-bit register for signal <RX_SP_Buffer>.
    Found 4-bit register for signal <rx_spa_d_r>.
    Found 1-bit register for signal <RX_SPA_Buffer>.
    Found 2-bit register for signal <rx_sp_neg_d_r>.
    Found 2-bit register for signal <rx_spa_neg_d_r>.
    Found 1-bit register for signal <RX_NEG_Buffer>.
    Found 4-bit register for signal <got_a_d_r>.
    Found 2-bit register for signal <GOT_A_Buffer>.
    Found 4-bit register for signal <prev_beat_v_d_r>.
    Found 1-bit register for signal <prev_beat_v_r>.
    Found 4-bit register for signal <rx_v_d_r>.
    Found 1-bit register for signal <GOT_V_Buffer>.
    Found 1-bit register for signal <first_v_received_r>.
    Found 4-bit register for signal <rx_cc_r>.
    Found 1-bit register for signal <RX_CC_Buffer>.
    Found 1-bit register for signal <left_aligned_r>.
    Summary:
	inferred 114 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <aurora_8b10b_2_SYM_DEC> synthesized.

Synthesizing Unit <aurora_8b10b_2_ERR_DETECT>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_err_detect.vhd".
    Found 1-bit register for signal <soft_err_flop_r>.
    Found 1-bit register for signal <SOFT_ERR_Buffer>.
    Found 1-bit register for signal <hard_err_flop_r>.
    Found 1-bit register for signal <HARD_ERR_Buffer>.
    Found 2-bit register for signal <good_count_r>.
    Found 2-bit register for signal <count_r>.
    Found 1-bit register for signal <bucket_full_r>.
    Found 2-bit register for signal <soft_err_r>.
    Found finite state machine <FSM_27> for signal <good_count_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_919_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <count_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 9                                              |
    | Outputs            | 2                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_919_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <aurora_8b10b_2_ERR_DETECT> synthesized.

Synthesizing Unit <aurora_8b10b_2_HOTPLUG>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_hotplug.vhd".
        ENABLE_HOTPLUG = 1
    Found 2-bit register for signal <link_reset_r>.
    Found 2-bit register for signal <LINK_RESET_OUT>.
    Found 20-bit register for signal <count_for_reset_r>.
    Found 20-bit adder for signal <count_for_reset_r[19]_GND_394_o_add_0_OUT> created at line 217.
    Found 20-bit comparator greater for signal <PWR_249_o_count_for_reset_r[19]_LessThan_4_o> created at line 223
    Found 20-bit comparator greater for signal <PWR_249_o_count_for_reset_r[19]_LessThan_6_o> created at line 225
    Found 20-bit comparator greater for signal <count_for_reset_r[19]_PWR_249_o_LessThan_7_o> created at line 225
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <aurora_8b10b_2_HOTPLUG> synthesized.

Synthesizing Unit <aurora_8b10b_2_cir_fifo>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_hotplug.vhd".
    Found 1-bit register for signal <DOUT>.
    Found 3-bit register for signal <wr_ptr>.
    Found 8-bit register for signal <mem>.
    Found 3-bit register for signal <rd_ptr>.
    Found 3-bit adder for signal <wr_ptr[2]_GND_395_o_add_1_OUT> created at line 88.
    Found 3-bit adder for signal <rd_ptr[2]_GND_395_o_add_5_OUT> created at line 99.
    Found 1-bit 8-to-1 multiplexer for signal <rd_ptr[2]_mem[7]_Mux_4_o> created at line 98.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <aurora_8b10b_2_cir_fifo> synthesized.

Synthesizing Unit <aurora_8b10b_2_GTX_WRAPPER>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd".
        SIM_GTXRESET_SPEEDUP = 1
WARNING:Xst:647 - Input <ENCHANSYNC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXUSRCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TXUSRCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" line 273: Output port <RXCLKCORCNT_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" line 273: Output port <RXRESETDONE_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" line 273: Output port <TXPLLLKDET_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" line 273: Output port <TXRESETDONE_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RXRECCLK1_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXRECCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TXOUTCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <aurora_8b10b_2_GTX_WRAPPER> synthesized.

Synthesizing Unit <AURORA_8B10B_2_GTX>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_gtx.vhd".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = "0000110100"
    Summary:
	no macro.
Unit <AURORA_8B10B_2_GTX> synthesized.

Synthesizing Unit <aurora_8b10b_2_GLOBAL_LOGIC>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_global_logic.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_2_GLOBAL_LOGIC> synthesized.

Synthesizing Unit <aurora_8b10b_2_CHANNEL_INIT_SM>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_channel_init_sm.vhd".
WARNING:Xst:647 - Input <GOT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CH_BOND_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHANNEL_BOND_LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <verify_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <ready_r2>.
    Found 1-bit register for signal <CHANNEL_UP_Buffer>.
    Found 1-bit register for signal <START_RX_Buffer>.
    Found 8-bit register for signal <free_count_r>.
    Found 16-bit register for signal <verify_watchdog_r>.
    Found 1-bit register for signal <all_lanes_v_r>.
    Found 1-bit register for signal <got_first_v_r>.
    Found 32-bit register for signal <v_count_r>.
    Found 1-bit register for signal <bad_v_r>.
    Found 3-bit register for signal <rxver_count_r>.
    Found 8-bit register for signal <txver_count_r>.
    Found 1-bit register for signal <wait_for_lane_up_r>.
    Found 8-bit adder for signal <free_count_r[0]_GND_414_o_add_0_OUT> created at line 344.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
Unit <aurora_8b10b_2_CHANNEL_INIT_SM> synthesized.

Synthesizing Unit <aurora_8b10b_2_IDLE_AND_VER_GEN>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_idle_and_ver_gen.vhd".
    Found 4-bit register for signal <downcounter_r>.
    Found 1-bit register for signal <prev_cycle_gen_ver_r>.
    Found 1-bit register for signal <gen_ver_word_2_r>.
    Found 4-bit register for signal <lfsr_shift_register_r>.
    Found 4-bit subtractor for signal <GND_415_o_GND_415_o_sub_6_OUT<3:0>> created at line 291.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_2_IDLE_AND_VER_GEN> synthesized.

Synthesizing Unit <aurora_8b10b_2_CHANNEL_ERR_DETECT>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_channel_err_detect.vhd".
    Found 1-bit register for signal <hard_err_r>.
    Found 1-bit register for signal <CHANNEL_SOFT_ERR_Buffer>.
    Found 1-bit register for signal <CHANNEL_HARD_ERR_Buffer>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <RESET_CHANNEL_Buffer>.
    Found 1-bit register for signal <soft_err_r>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <aurora_8b10b_2_CHANNEL_ERR_DETECT> synthesized.

Synthesizing Unit <aurora_8b10b_2_AXI_TO_LL>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_axi_to_ll.vhd".
        DATA_WIDTH = 16
        STRB_WIDTH = 2
        REM_WIDTH = 1
        USE_UFC_REM = 0
    Found 1-bit register for signal <new_pkt_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <aurora_8b10b_2_AXI_TO_LL> synthesized.

Synthesizing Unit <aurora_8b10b_2_TX_LL>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_2_TX_LL> synthesized.

Synthesizing Unit <aurora_8b10b_2_TX_LL_DATAPATH>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll_datapath.vhd".
    Found 16-bit register for signal <storage_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <storage_v_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <storage_pad_r>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 16-bit register for signal <TX_PE_DATA_Buffer>.
    Found 1-bit register for signal <TX_PE_DATA_V_Buffer>.
    Found 1-bit register for signal <GEN_PAD_Buffer>.
    Found 1-bit register for signal <in_frame_r>.
    Summary:
	inferred  55 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_2_TX_LL_DATAPATH> synthesized.

Synthesizing Unit <aurora_8b10b_2_TX_LL_CONTROL>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_tx_ll_control.vhd".
WARNING:Xst:647 - Input <TX_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WARN_CC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <idle_r>.
    Found 1-bit register for signal <sof_r>.
    Found 1-bit register for signal <sof_data_eof_1_r>.
    Found 1-bit register for signal <sof_data_eof_2_r>.
    Found 1-bit register for signal <sof_data_eof_3_r>.
    Found 1-bit register for signal <data_r>.
    Found 1-bit register for signal <data_eof_1_r>.
    Found 1-bit register for signal <data_eof_2_r>.
    Found 1-bit register for signal <data_eof_3_r>.
    Found 1-bit register for signal <GEN_SCP_Buffer>.
    Found 1-bit register for signal <GEN_ECP_Buffer>.
    Found 1-bit register for signal <TX_DST_RDY_N_Buffer>.
    Found 1-bit register for signal <do_cc_r>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <aurora_8b10b_2_TX_LL_CONTROL> synthesized.

Synthesizing Unit <aurora_8b10b_2_LL_TO_AXI>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_ll_to_axi.vhd".
        DATA_WIDTH = 16
        STRB_WIDTH = 2
        USE_UFC_REM = 0
        REM_WIDTH = 1
WARNING:Xst:647 - Input <LL_IP_SOF_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <aurora_8b10b_2_LL_TO_AXI> synthesized.

Synthesizing Unit <aurora_8b10b_2_RX_LL>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_rx_ll.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_2_RX_LL> synthesized.

Synthesizing Unit <aurora_8b10b_2_RX_LL_PDU_DATAPATH>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\ipcore_dir\aurora_8b10b_2\src\aurora_8b10b_2_rx_ll_pdu_datapath.vhd".
    Found 1-bit register for signal <storage_v_r>.
    Found 16-bit register for signal <RX_D_Buffer>.
    Found 1-bit register for signal <RX_SRC_RDY_N_Buffer>.
    Found 1-bit register for signal <in_frame_r>.
    Found 1-bit register for signal <sof_in_storage_r>.
    Found 1-bit register for signal <RX_SOF_N_Buffer>.
    Found 1-bit register for signal <RX_EOF_N_Buffer>.
    Found 1-bit register for signal <pad_in_storage_r>.
    Found 1-bit register for signal <RX_REM_Buffer>.
    Found 1-bit register for signal <FRAME_ERR_Buffer>.
    Found 16-bit register for signal <storage_r>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <aurora_8b10b_2_RX_LL_PDU_DATAPATH> synthesized.

Synthesizing Unit <Data_FSM>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\Data_IO.v".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_29> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <data<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <last>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <valid>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <keep<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  19 Latch(s).
	inferred  68 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Data_FSM> synthesized.

Synthesizing Unit <CLK_Timer>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\CLK_Counter.v".
    Found 1-bit register for signal <start>.
    Found 32-bit register for signal <out>.
    Found 32-bit adder for signal <out[31]_GND_445_o_add_9_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <CLK_Timer> synthesized.

Synthesizing Unit <IPB_IO_interface>.
    Related source file is "C:\Users\ZhengchengTao\Documents\GLIB_Aurora\prj\Aurora2\remote_sources\_\_\src\user\StateMachines\IPB_IO_interface.v".
        IDLE = 0
        READ_ACK = 1
        READ_DLY1 = 2
        READ_DLY2 = 3
        READ_START = 4
        READ_WAIT = 5
        WRITE_ACK = 6
        WRITE_ENABLE = 7
        WRITE_START = 8
    Found 9-bit register for signal <state>.
    Found finite state machine <FSM_30> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000001                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <IPB_IO_interface> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 2x11-bit single-port RAM                              : 2
 2x9-bit dual-port RAM                                 : 2
 32x8-bit single-port Read Only RAM                    : 2
 8x11-bit dual-port RAM                                : 4
# Adders/Subtractors                                   : 158
 1-bit adder                                           : 2
 10-bit adder                                          : 10
 10-bit subtractor                                     : 8
 11-bit adder                                          : 12
 11-bit subtractor                                     : 4
 12-bit adder                                          : 18
 12-bit subtractor                                     : 4
 16-bit adder                                          : 8
 17-bit adder                                          : 6
 17-bit subtractor                                     : 2
 2-bit adder                                           : 6
 20-bit adder                                          : 2
 20-bit subtractor                                     : 1
 21-bit adder                                          : 4
 3-bit adder                                           : 23
 3-bit subtractor                                      : 1
 31-bit adder                                          : 2
 31-bit subtractor                                     : 3
 32-bit adder                                          : 8
 32-bit subtractor                                     : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 3
 6-bit adder                                           : 4
 6-bit subtractor                                      : 1
 8-bit adder                                           : 7
 9-bit adder                                           : 8
 9-bit subtractor                                      : 8
# Registers                                            : 1009
 1-bit register                                        : 595
 10-bit register                                       : 27
 11-bit register                                       : 20
 12-bit register                                       : 16
 15-bit register                                       : 2
 16-bit register                                       : 52
 17-bit register                                       : 2
 2-bit register                                        : 40
 20-bit register                                       : 2
 21-bit register                                       : 16
 23-bit register                                       : 2
 3-bit register                                        : 29
 31-bit register                                       : 5
 32-bit register                                       : 76
 36-bit register                                       : 12
 4-bit register                                        : 42
 5-bit register                                        : 2
 6-bit register                                        : 7
 7-bit register                                        : 1
 8-bit register                                        : 53
 9-bit register                                        : 8
# Latches                                              : 38
 1-bit latch                                           : 38
# Comparators                                          : 68
 10-bit comparator equal                               : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator equal                               : 6
 11-bit comparator lessequal                           : 10
 2-bit comparator greater                              : 2
 20-bit comparator greater                             : 6
 21-bit comparator greater                             : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 31-bit comparator greater                             : 3
 32-bit comparator greater                             : 1
 36-bit comparator equal                               : 2
 6-bit comparator lessequal                            : 6
 8-bit comparator equal                                : 12
 8-bit comparator greater                              : 4
# Multiplexers                                         : 1344
 1-bit 2-to-1 multiplexer                              : 822
 1-bit 3-to-1 multiplexer                              : 18
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 7
 10-bit 2-to-1 multiplexer                             : 65
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 20
 12-bit 2-to-1 multiplexer                             : 10
 12-bit 4-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 19
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 3-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 9
 3-bit 2-to-1 multiplexer                              : 15
 3-bit 3-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 20
 32-bit 2-to-1 multiplexer                             : 97
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 12
 36-bit 2-to-1 multiplexer                             : 18
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 38
 6-bit 2-to-1 multiplexer                              : 42
 7-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 66
 9-bit 2-to-1 multiplexer                              : 14
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# FSMs                                                 : 42
# Xors                                                 : 86
 1-bit xor2                                            : 86

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<6> and sel_wb_slave<5> sel_wb_slave<5> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<4> sel_wb_slave<4> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<3> sel_wb_slave<3> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<2> sel_wb_slave<2> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<6> and sel_wb_slave<1> sel_wb_slave<1> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<6> and sel_wb_slave<0> sel_wb_slave<0> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<30> sel_wb_slave<30> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<29> sel_wb_slave<29> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<28> sel_wb_slave<28> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<27> sel_wb_slave<27> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<26> sel_wb_slave<26> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<25> sel_wb_slave<25> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<24> sel_wb_slave<24> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<23> sel_wb_slave<23> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<22> sel_wb_slave<22> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<21> sel_wb_slave<21> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<20> sel_wb_slave<20> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<19> sel_wb_slave<19> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<18> sel_wb_slave<18> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<17> sel_wb_slave<17> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<16> sel_wb_slave<16> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<15> sel_wb_slave<15> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<14> sel_wb_slave<14> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<13> sel_wb_slave<13> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<12> sel_wb_slave<12> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<11> sel_wb_slave<11> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<10> sel_wb_slave<10> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<9> sel_wb_slave<9> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<8> sel_wb_slave<8> signal will be lost.
WARNING:Xst:638 - in unit ipbus_to_wb_bridge Conflict on KEEP property on signal sel_wb_slave<31> and sel_wb_slave<7> sel_wb_slave<7> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<6> and n0118<5> n0118<5> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<4> and n0118<3> n0118<3> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<4> and n0118<2> n0118<2> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<6> and n0118<1> n0118<1> signal will be lost.
WARNING:Xst:638 - in unit ipbus_user_fabric Conflict on KEEP property on signal n0118<6> and n0118<0> n0118<0> signal will be lost.
WARNING:Xst:638 - in unit v6_gtxwizard_top_sgmii Conflict on KEEP property on signal reset_r<2> and n0015<3> n0015<3> signal will be lost.
WARNING:Xst:638 - in unit v6_gtxwizard_top_sgmii Conflict on KEEP property on signal reset_r<1> and n0015<2> n0015<2> signal will be lost.
WARNING:Xst:638 - in unit v6_gtxwizard_top_sgmii Conflict on KEEP property on signal reset_r<0> and n0015<1> n0015<1> signal will be lost.
WARNING:Xst:638 - in unit v6_gtxwizard_top Conflict on KEEP property on signal reset_r<2> and n0015<3> n0015<3> signal will be lost.
WARNING:Xst:638 - in unit v6_gtxwizard_top Conflict on KEEP property on signal reset_r<1> and n0015<2> n0015<2> signal will be lost.
WARNING:Xst:638 - in unit v6_gtxwizard_top Conflict on KEEP property on signal reset_r<0> and n0015<1> n0015<1> signal will be lost.
WARNING:Xst:638 - in unit system_core Conflict on KEEP property on signal mac_clk125<0> and mac_clk125<1> mac_clk125<1> signal will be lost.
WARNING:Xst:638 - in unit system_core Conflict on KEEP property on signal mac_clk125<0> and mac_clk125<2> mac_clk125<2> signal will be lost.
WARNING:Xst:638 - in unit system_core Conflict on KEEP property on signal mac_clk125<0> and mac_clk125<3> mac_clk125<3> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/aurora_data_fifo.ngc>.
Reading core <remote_sources/_/_/src/system/ipbus/ipbus_glib/dpbr8/dpbr8.ngc>.
Reading core <remote_sources/_/_/src/system/ipbus/ipbus_glib/dpbr_8_32/dpbr_8_32.ngc>.
Reading core <remote_sources/_/_/src/system/cdce/cdce_phase_mon_v2/dpram/ttclk_distributed_dpram.ngc>.
Loading core <aurora_data_fifo> for timing and area information for instance <tx_fifo>.
Loading core <aurora_data_fifo> for timing and area information for instance <rx_fifo>.
Loading core <aurora_data_fifo> for timing and area information for instance <tx_fifo>.
Loading core <aurora_data_fifo> for timing and area information for instance <rx_fifo>.
Loading core <dpbr8> for timing and area information for instance <fifo>.
Loading core <dpbr_8_32> for timing and area information for instance <buffer>.
Loading core <dpbr_8_32> for timing and area information for instance <buffer>.
Loading core <dpbr8> for timing and area information for instance <fifo>.
Loading core <ttclk_distributed_dpram> for timing and area information for instance <ctrl_dpram>.
Loading core <ttclk_distributed_dpram> for timing and area information for instance <status_dpram>.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_sp_d_r_1> <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_ecp_d_r_2> <rx_cc_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_sp_d_r_1> <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_ecp_d_r_2> <rx_cc_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <aurora1_rdbk_data3_reg_16> in Unit <io_block> is equivalent to the following 37 FFs/Latches, which will be removed : <aurora1_rdbk_data3_reg_17> <aurora1_rdbk_data3_reg_18> <aurora1_rdbk_data3_reg_19> <aurora1_rdbk_data3_reg_20> <aurora1_rdbk_data3_reg_21> <aurora1_rdbk_data3_reg_22> <aurora1_rdbk_data3_reg_23> <aurora1_rdbk_data3_reg_24> <aurora1_rdbk_data3_reg_25> <aurora1_rdbk_data3_reg_26> <aurora1_rdbk_data3_reg_27> <aurora1_rdbk_data3_reg_28> <aurora1_rdbk_data3_reg_29> <aurora1_rdbk_data3_reg_30> <aurora1_rdbk_data3_reg_31> <aurora1_rdbk_stat3_reg_7> <aurora1_rdbk_stat3_reg_8> <aurora1_rdbk_stat3_reg_12> <aurora1_rdbk_stat3_reg_13> <aurora1_rdbk_stat3_reg_14> <aurora1_rdbk_stat3_reg_15> <aurora1_rdbk_stat3_reg_16> <aurora1_rdbk_stat3_reg_17> <aurora1_rdbk_stat3_reg_18> <aurora1_rdbk_stat3_reg_19> <aurora1_rdbk_stat3_reg_20> <aurora1_rdbk_stat3_reg_21> <aurora1_rdbk_stat3_reg_22> <aurora1_rdbk_stat3_reg_23> <aurora1_rdbk_stat3_reg_24> <aurora1_rdbk_stat3_reg_25>
   <aurora1_rdbk_stat3_reg_26> <aurora1_rdbk_stat3_reg_27> <aurora1_rdbk_stat3_reg_28> <aurora1_rdbk_stat3_reg_29> <aurora1_rdbk_stat3_reg_30> <aurora1_rdbk_stat3_reg_31> 
INFO:Xst:2261 - The FF/Latch <aurora2_rdbk_data3_reg_16> in Unit <io_block> is equivalent to the following 37 FFs/Latches, which will be removed : <aurora2_rdbk_data3_reg_17> <aurora2_rdbk_data3_reg_18> <aurora2_rdbk_data3_reg_19> <aurora2_rdbk_data3_reg_20> <aurora2_rdbk_data3_reg_21> <aurora2_rdbk_data3_reg_22> <aurora2_rdbk_data3_reg_23> <aurora2_rdbk_data3_reg_24> <aurora2_rdbk_data3_reg_25> <aurora2_rdbk_data3_reg_26> <aurora2_rdbk_data3_reg_27> <aurora2_rdbk_data3_reg_28> <aurora2_rdbk_data3_reg_29> <aurora2_rdbk_data3_reg_30> <aurora2_rdbk_data3_reg_31> <aurora2_rdbk_stat3_reg_7> <aurora2_rdbk_stat3_reg_8> <aurora2_rdbk_stat3_reg_12> <aurora2_rdbk_stat3_reg_13> <aurora2_rdbk_stat3_reg_14> <aurora2_rdbk_stat3_reg_15> <aurora2_rdbk_stat3_reg_16> <aurora2_rdbk_stat3_reg_17> <aurora2_rdbk_stat3_reg_18> <aurora2_rdbk_stat3_reg_19> <aurora2_rdbk_stat3_reg_20> <aurora2_rdbk_stat3_reg_21> <aurora2_rdbk_stat3_reg_22> <aurora2_rdbk_stat3_reg_23> <aurora2_rdbk_stat3_reg_24> <aurora2_rdbk_stat3_reg_25>
   <aurora2_rdbk_stat3_reg_26> <aurora2_rdbk_stat3_reg_27> <aurora2_rdbk_stat3_reg_28> <aurora2_rdbk_stat3_reg_29> <aurora2_rdbk_stat3_reg_30> <aurora2_rdbk_stat3_reg_31> 
INFO:Xst:2261 - The FF/Latch <aurora1_rdbk_data2_reg_16> in Unit <io_block> is equivalent to the following 37 FFs/Latches, which will be removed : <aurora1_rdbk_data2_reg_17> <aurora1_rdbk_data2_reg_18> <aurora1_rdbk_data2_reg_19> <aurora1_rdbk_data2_reg_20> <aurora1_rdbk_data2_reg_21> <aurora1_rdbk_data2_reg_22> <aurora1_rdbk_data2_reg_23> <aurora1_rdbk_data2_reg_24> <aurora1_rdbk_data2_reg_25> <aurora1_rdbk_data2_reg_26> <aurora1_rdbk_data2_reg_27> <aurora1_rdbk_data2_reg_28> <aurora1_rdbk_data2_reg_29> <aurora1_rdbk_data2_reg_30> <aurora1_rdbk_data2_reg_31> <aurora1_rdbk_stat2_reg_7> <aurora1_rdbk_stat2_reg_8> <aurora1_rdbk_stat2_reg_12> <aurora1_rdbk_stat2_reg_13> <aurora1_rdbk_stat2_reg_14> <aurora1_rdbk_stat2_reg_15> <aurora1_rdbk_stat2_reg_16> <aurora1_rdbk_stat2_reg_17> <aurora1_rdbk_stat2_reg_18> <aurora1_rdbk_stat2_reg_19> <aurora1_rdbk_stat2_reg_20> <aurora1_rdbk_stat2_reg_21> <aurora1_rdbk_stat2_reg_22> <aurora1_rdbk_stat2_reg_23> <aurora1_rdbk_stat2_reg_24> <aurora1_rdbk_stat2_reg_25>
   <aurora1_rdbk_stat2_reg_26> <aurora1_rdbk_stat2_reg_27> <aurora1_rdbk_stat2_reg_28> <aurora1_rdbk_stat2_reg_29> <aurora1_rdbk_stat2_reg_30> <aurora1_rdbk_stat2_reg_31> 
INFO:Xst:2261 - The FF/Latch <aurora2_rdbk_data2_reg_16> in Unit <io_block> is equivalent to the following 37 FFs/Latches, which will be removed : <aurora2_rdbk_data2_reg_17> <aurora2_rdbk_data2_reg_18> <aurora2_rdbk_data2_reg_19> <aurora2_rdbk_data2_reg_20> <aurora2_rdbk_data2_reg_21> <aurora2_rdbk_data2_reg_22> <aurora2_rdbk_data2_reg_23> <aurora2_rdbk_data2_reg_24> <aurora2_rdbk_data2_reg_25> <aurora2_rdbk_data2_reg_26> <aurora2_rdbk_data2_reg_27> <aurora2_rdbk_data2_reg_28> <aurora2_rdbk_data2_reg_29> <aurora2_rdbk_data2_reg_30> <aurora2_rdbk_data2_reg_31> <aurora2_rdbk_stat2_reg_7> <aurora2_rdbk_stat2_reg_8> <aurora2_rdbk_stat2_reg_12> <aurora2_rdbk_stat2_reg_13> <aurora2_rdbk_stat2_reg_14> <aurora2_rdbk_stat2_reg_15> <aurora2_rdbk_stat2_reg_16> <aurora2_rdbk_stat2_reg_17> <aurora2_rdbk_stat2_reg_18> <aurora2_rdbk_stat2_reg_19> <aurora2_rdbk_stat2_reg_20> <aurora2_rdbk_stat2_reg_21> <aurora2_rdbk_stat2_reg_22> <aurora2_rdbk_stat2_reg_23> <aurora2_rdbk_stat2_reg_24> <aurora2_rdbk_stat2_reg_25>
   <aurora2_rdbk_stat2_reg_26> <aurora2_rdbk_stat2_reg_27> <aurora2_rdbk_stat2_reg_28> <aurora2_rdbk_stat2_reg_29> <aurora2_rdbk_stat2_reg_30> <aurora2_rdbk_stat2_reg_31> 
INFO:Xst:2261 - The FF/Latch <aurora1_rdbk_data1_reg_16> in Unit <io_block> is equivalent to the following 37 FFs/Latches, which will be removed : <aurora1_rdbk_data1_reg_17> <aurora1_rdbk_data1_reg_18> <aurora1_rdbk_data1_reg_19> <aurora1_rdbk_data1_reg_20> <aurora1_rdbk_data1_reg_21> <aurora1_rdbk_data1_reg_22> <aurora1_rdbk_data1_reg_23> <aurora1_rdbk_data1_reg_24> <aurora1_rdbk_data1_reg_25> <aurora1_rdbk_data1_reg_26> <aurora1_rdbk_data1_reg_27> <aurora1_rdbk_data1_reg_28> <aurora1_rdbk_data1_reg_29> <aurora1_rdbk_data1_reg_30> <aurora1_rdbk_data1_reg_31> <aurora1_rdbk_stat1_reg_7> <aurora1_rdbk_stat1_reg_8> <aurora1_rdbk_stat1_reg_12> <aurora1_rdbk_stat1_reg_13> <aurora1_rdbk_stat1_reg_14> <aurora1_rdbk_stat1_reg_15> <aurora1_rdbk_stat1_reg_16> <aurora1_rdbk_stat1_reg_17> <aurora1_rdbk_stat1_reg_18> <aurora1_rdbk_stat1_reg_19> <aurora1_rdbk_stat1_reg_20> <aurora1_rdbk_stat1_reg_21> <aurora1_rdbk_stat1_reg_22> <aurora1_rdbk_stat1_reg_23> <aurora1_rdbk_stat1_reg_24> <aurora1_rdbk_stat1_reg_25>
   <aurora1_rdbk_stat1_reg_26> <aurora1_rdbk_stat1_reg_27> <aurora1_rdbk_stat1_reg_28> <aurora1_rdbk_stat1_reg_29> <aurora1_rdbk_stat1_reg_30> <aurora1_rdbk_stat1_reg_31> 
INFO:Xst:2261 - The FF/Latch <aurora2_rdbk_data1_reg_16> in Unit <io_block> is equivalent to the following 37 FFs/Latches, which will be removed : <aurora2_rdbk_data1_reg_17> <aurora2_rdbk_data1_reg_18> <aurora2_rdbk_data1_reg_19> <aurora2_rdbk_data1_reg_20> <aurora2_rdbk_data1_reg_21> <aurora2_rdbk_data1_reg_22> <aurora2_rdbk_data1_reg_23> <aurora2_rdbk_data1_reg_24> <aurora2_rdbk_data1_reg_25> <aurora2_rdbk_data1_reg_26> <aurora2_rdbk_data1_reg_27> <aurora2_rdbk_data1_reg_28> <aurora2_rdbk_data1_reg_29> <aurora2_rdbk_data1_reg_30> <aurora2_rdbk_data1_reg_31> <aurora2_rdbk_stat1_reg_7> <aurora2_rdbk_stat1_reg_8> <aurora2_rdbk_stat1_reg_12> <aurora2_rdbk_stat1_reg_13> <aurora2_rdbk_stat1_reg_14> <aurora2_rdbk_stat1_reg_15> <aurora2_rdbk_stat1_reg_16> <aurora2_rdbk_stat1_reg_17> <aurora2_rdbk_stat1_reg_18> <aurora2_rdbk_stat1_reg_19> <aurora2_rdbk_stat1_reg_20> <aurora2_rdbk_stat1_reg_21> <aurora2_rdbk_stat1_reg_22> <aurora2_rdbk_stat1_reg_23> <aurora2_rdbk_stat1_reg_24> <aurora2_rdbk_stat1_reg_25>
   <aurora2_rdbk_stat1_reg_26> <aurora2_rdbk_stat1_reg_27> <aurora2_rdbk_stat1_reg_28> <aurora2_rdbk_stat1_reg_29> <aurora2_rdbk_stat1_reg_30> <aurora2_rdbk_stat1_reg_31> 
INFO:Xst:2261 - The FF/Latch <testModeFsm_process.state> in Unit <sramInterfaceIoControl> is equivalent to the following FF/Latch, which will be removed : <bistModeEnable_from_fsm> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_1> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_1> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_2> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_2> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_3> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_3> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_4> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_4> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_5> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_5> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_6> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_6> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_7> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_7> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_8> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_8> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_9> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_9> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_10> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_10> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_11> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_11> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_12> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_12> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_13> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_13> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_14> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_14> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_15> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_15> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_20> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_20> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_16> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_16> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_17> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_17> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_18> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_18> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_0> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_0> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_19> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_19> 
INFO:Xst:2261 - The FF/Latch <testModeFsm_process.state> in Unit <sramInterfaceIoControl> is equivalent to the following FF/Latch, which will be removed : <bistModeEnable_from_fsm> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_1> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_1> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_2> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_2> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_3> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_3> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_4> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_4> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_5> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_5> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_6> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_6> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_7> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_7> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_8> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_8> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_9> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_9> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_10> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_10> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_11> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_11> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_12> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_12> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_13> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_13> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_14> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_14> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_15> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_15> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_20> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_20> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_16> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_16> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_17> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_17> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_18> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_18> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_0> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_0> 
INFO:Xst:2261 - The FF/Latch <ERRORCOUNTER_O_19> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.errorCounter_19> 
INFO:Xst:2261 - The FF/Latch <self_rxa_6> in Unit <handler> is equivalent to the following 4 FFs/Latches, which will be removed : <self_rxa_7> <self_rxa_8> <self_rxa_9> <self_rxa_10> 
INFO:Xst:2261 - The FF/Latch <ip_len_12> in Unit <outbuf> is equivalent to the following 7 FFs/Latches, which will be removed : <ip_len_13> <ip_len_14> <ip_len_15> <udp_len_12> <udp_len_13> <udp_len_14> <udp_len_15> 
INFO:Xst:2261 - The FF/Latch <self_rxa_6> in Unit <handler> is equivalent to the following 4 FFs/Latches, which will be removed : <self_rxa_7> <self_rxa_8> <self_rxa_9> <self_rxa_10> 
INFO:Xst:2261 - The FF/Latch <ip_len_12> in Unit <outbuf> is equivalent to the following 7 FFs/Latches, which will be removed : <ip_len_13> <ip_len_14> <ip_len_15> <udp_len_12> <udp_len_13> <udp_len_14> <udp_len_15> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_10> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_10> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_11> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_11> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_12> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_12> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_13> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_13> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_14> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_14> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_0> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_0> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_15> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_15> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_20> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_20> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_1> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_1> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_16> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_16> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_21> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_21> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_2> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_2> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_17> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_17> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_22> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_22> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_3> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_3> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_18> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_18> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_23> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_23> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_4> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_4> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_19> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_19> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_24> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_24> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_5> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_5> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_25> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_25> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_30> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_30> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_6> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_6> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_26> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_26> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_31> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_31> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_7> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_7> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_27> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_27> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_8> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_8> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_28> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_28> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_9> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_9> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_29> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <data_o_29> 
WARNING:Xst:1710 - FF/Latch <aurora1_rdbk_data3_reg_16> (without init value) has a constant value of 0 in block <io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aurora2_rdbk_data3_reg_16> (without init value) has a constant value of 0 in block <io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <self_rxa_6> has a constant value of 0 in block <handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ip_len_12> has a constant value of 0 in block <outbuf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <self_rxa_6> has a constant value of 0 in block <handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ip_len_12> has a constant value of 0 in block <outbuf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora1_rdbk_data2_reg_16> (without init value) has a constant value of 0 in block <io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora2_rdbk_data2_reg_16> (without init value) has a constant value of 0 in block <io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora1_rdbk_data1_reg_16> (without init value) has a constant value of 0 in block <io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora2_rdbk_data1_reg_16> (without init value) has a constant value of 0 in block <io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_16> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <iplen_0> of sequential type is unconnected in block <inbuf>.
WARNING:Xst:2677 - Node <iplen_1> of sequential type is unconnected in block <inbuf>.
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_16> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <iplen_0> of sequential type is unconnected in block <inbuf>.
WARNING:Xst:2677 - Node <iplen_1> of sequential type is unconnected in block <inbuf>.
WARNING:Xst:2677 - Node <ack_to_masters_0> of sequential type is unconnected in block <ipb_arb>.
WARNING:Xst:2677 - Node <ack_to_masters_1> of sequential type is unconnected in block <ipb_arb>.
WARNING:Xst:2677 - Node <err_to_masters_0> of sequential type is unconnected in block <ipb_arb>.
WARNING:Xst:2677 - Node <err_to_masters_1> of sequential type is unconnected in block <ipb_arb>.
WARNING:Xst:2677 - Node <slaveaddress_reg_7> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <addr_7> of sequential type is unconnected in block <u2>.
WARNING:Xst:2404 -  FFs/Latches <aurora1_rdbk_data3_reg<31:16>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora1_rdbk_stat3_reg<31:12>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora2_rdbk_data3_reg<31:16>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora2_rdbk_stat3_reg<31:12>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora1_rdbk_data2_reg<31:16>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora1_rdbk_stat2_reg<31:12>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora2_rdbk_data2_reg<31:16>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora2_rdbk_stat2_reg<31:12>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora1_rdbk_data1_reg<31:16>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora1_rdbk_stat1_reg<31:12>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora2_rdbk_stat1_reg<31:12>> (without init value) have a constant value of 0 in block <ST_io_block>.
WARNING:Xst:2404 -  FFs/Latches <aurora2_rdbk_data1_reg<31:16>> (without init value) have a constant value of 0 in block <ST_io_block>.

Synthesizing (advanced) Unit <CLK_Timer>.
The following registers are absorbed into counter <out>: 1 register on signal <out>.
Unit <CLK_Timer> synthesized (advanced).

Synthesizing (advanced) Unit <DOUBLE_RESET>.
The following registers are absorbed into counter <reset_dly_ctr>: 1 register on signal <reset_dly_ctr>.
Unit <DOUBLE_RESET> synthesized (advanced).

Synthesizing (advanced) Unit <DOUBLE_RESET_sgmii>.
The following registers are absorbed into counter <reset_dly_ctr>: 1 register on signal <reset_dly_ctr>.
Unit <DOUBLE_RESET_sgmii> synthesized (advanced).

Synthesizing (advanced) Unit <arp>.
The following registers are absorbed into counter <packet_out_addr>: 1 register on signal <packet_out_addr>.
INFO:Xst:3231 - The small RAM <Mram__n0270> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <packet_read_addr<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <arp> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_1_CHANNEL_INIT_SM>.
The following registers are absorbed into counter <free_count_r>: 1 register on signal <free_count_r>.
Unit <aurora_8b10b_1_CHANNEL_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_1_HOTPLUG>.
The following registers are absorbed into counter <count_for_reset_r>: 1 register on signal <count_for_reset_r>.
Unit <aurora_8b10b_1_HOTPLUG> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_1_IDLE_AND_VER_GEN>.
The following registers are absorbed into counter <downcounter_r>: 1 register on signal <downcounter_r>.
Unit <aurora_8b10b_1_IDLE_AND_VER_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_1_LANE_INIT_SM>.
The following registers are absorbed into counter <counter1_r>: 1 register on signal <counter1_r>.
Unit <aurora_8b10b_1_LANE_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_1_cir_fifo>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
Unit <aurora_8b10b_1_cir_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_2_CHANNEL_INIT_SM>.
The following registers are absorbed into counter <free_count_r>: 1 register on signal <free_count_r>.
Unit <aurora_8b10b_2_CHANNEL_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_2_HOTPLUG>.
The following registers are absorbed into counter <count_for_reset_r>: 1 register on signal <count_for_reset_r>.
Unit <aurora_8b10b_2_HOTPLUG> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_2_IDLE_AND_VER_GEN>.
The following registers are absorbed into counter <downcounter_r>: 1 register on signal <downcounter_r>.
Unit <aurora_8b10b_2_IDLE_AND_VER_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_2_LANE_INIT_SM>.
The following registers are absorbed into counter <counter1_r>: 1 register on signal <counter1_r>.
Unit <aurora_8b10b_2_LANE_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_2_cir_fifo>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
Unit <aurora_8b10b_2_cir_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <cdce_phase_mon_v2>.
The following registers are absorbed into counter <monitoring_stats>: 1 register on signal <monitoring_stats>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
Unit <cdce_phase_mon_v2> synthesized (advanced).

Synthesizing (advanced) Unit <gbe_rxpacketbuffer>.
The following registers are absorbed into accumulator <buffer_read_base>: 1 register on signal <buffer_read_base>.
The following registers are absorbed into accumulator <buffer_write_base>: 1 register on signal <buffer_write_base>.
The following registers are absorbed into counter <packet_len_wp>: 1 register on signal <packet_len_wp>.
The following registers are absorbed into counter <packet_len_rp>: 1 register on signal <packet_len_rp>.
The following registers are absorbed into counter <packet_len_acc>: 1 register on signal <packet_len_acc>.
INFO:Xst:3231 - The small RAM <Mram_packet_len_fifo> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <mac_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <packet_len_wp> |          |
    |     diA            | connected to signal <packet_len_acc> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <packet_len_rp> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <gbe_rxpacketbuffer> synthesized (advanced).

Synthesizing (advanced) Unit <gbe_txpacketbuffer>.
The following registers are absorbed into accumulator <fifo_base_write>: 1 register on signal <fifo_base_write>.
The following registers are absorbed into counter <packet_len_wp>: 1 register on signal <packet_len_wp>.
The following registers are absorbed into counter <packet_len_rp>: 1 register on signal <packet_len_rp>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_packet_len_fifo> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <mac_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <packet_len_wp> |          |
    |     diA            | connected to signal <packet_len>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <packet_len_rp> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <gbe_txpacketbuffer> synthesized (advanced).

Synthesizing (advanced) Unit <glib_sram_interface>.
The following registers are absorbed into counter <control_process.readCounter>: 1 register on signal <control_process.readCounter>.
Unit <glib_sram_interface> synthesized (advanced).

Synthesizing (advanced) Unit <glib_sram_interface_bist>.
The following registers are absorbed into counter <main_process.addressCounter>: 1 register on signal <main_process.addressCounter>.
The following registers are absorbed into counter <main_process.errorCounter>: 1 register on signal <main_process.errorCounter>.
Unit <glib_sram_interface_bist> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_ctrl>.
The following registers are absorbed into counter <i2creg.timer>: 1 register on signal <i2creg.timer>.
Unit <i2c_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_data>.
The following registers are absorbed into counter <i2csda.cnt>: 1 register on signal <i2csda.cnt>.
Unit <i2c_data> synthesized (advanced).

Synthesizing (advanced) Unit <icap_interface_fsm>.
The following registers are absorbed into counter <main_process.i>: 1 register on signal <main_process.i>.
Unit <icap_interface_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <reset_ctrl>.
The following registers are absorbed into counter <rst_mac_legthen.rst_cnt>: 1 register on signal <rst_mac_legthen.rst_cnt>.
The following registers are absorbed into counter <rst_legthen.rst_cnt>: 1 register on signal <rst_legthen.rst_cnt>.
The following registers are absorbed into counter <rst_gtx_legthen.rst_cnt>: 1 register on signal <rst_gtx_legthen.rst_cnt>.
Unit <reset_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <spi_master>.
The following registers are absorbed into counter <sckgen.counter>: 1 register on signal <sckgen.counter>.
Unit <spi_master> synthesized (advanced).

Synthesizing (advanced) Unit <sub_packetbuffer>.
The following registers are absorbed into counter <addra>: 1 register on signal <addra>.
Unit <sub_packetbuffer> synthesized (advanced).

Synthesizing (advanced) Unit <sub_packetreq>.
The following registers are absorbed into counter <rxa>: 1 register on signal <rxa>.
The following registers are absorbed into counter <rqAddr>: 1 register on signal <rqAddr>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <half> prevents it from being combined with the RAM <Mram_rqlen> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 9-bit                      |          |
    |     clkA           | connected to signal <mac_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <half_INV_144_o> |          |
    |     diA            | connected to signal <iplen[10]_GND_142_o_sub_17_OUT> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 9-bit                      |          |
    |     addrB          | connected to signal <half>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sub_packetreq> synthesized (advanced).

Synthesizing (advanced) Unit <sub_packetresp>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rplen> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 11-bit                     |          |
    |     clkA           | connected to signal <mac_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <half_INV_175_o> |          |
    |     diA            | connected to signal <len[8]_GND_144_o_add_11_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sub_packetresp> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_sm>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
The following registers are absorbed into counter <words>: 1 register on signal <words>.
Unit <transactor_sm> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_tx>.
The following registers are absorbed into counter <words>: 1 register on signal <words>.
Unit <transactor_tx> synthesized (advanced).
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_16> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <iplen_0> of sequential type is unconnected in block <sub_packetreq>.
WARNING:Xst:2677 - Node <iplen_1> of sequential type is unconnected in block <sub_packetreq>.
WARNING:Xst:2677 - Node <slaveaddress_reg_7> of sequential type is unconnected in block <i2c_ctrl>.
WARNING:Xst:2677 - Node <addr_7> of sequential type is unconnected in block <i2c_ctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 2x11-bit single-port distributed RAM                  : 2
 2x9-bit dual-port distributed RAM                     : 2
 32x8-bit single-port distributed Read Only RAM        : 2
 8x11-bit dual-port distributed RAM                    : 4
# Adders/Subtractors                                   : 89
 1-bit adder                                           : 2
 10-bit adder                                          : 10
 10-bit subtractor                                     : 7
 11-bit adder                                          : 6
 11-bit subtractor                                     : 2
 12-bit adder                                          : 14
 12-bit subtractor                                     : 4
 16-bit adder                                          : 6
 17-bit adder                                          : 6
 2-bit adder                                           : 4
 20-bit subtractor                                     : 1
 21-bit adder                                          : 2
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 6-bit adder                                           : 2
 8-bit adder                                           : 3
 9-bit adder                                           : 4
 9-bit subtractor                                      : 6
# Counters                                             : 67
 10-bit down counter                                   : 1
 11-bit down counter                                   : 2
 11-bit up counter                                     : 6
 16-bit up counter                                     : 2
 17-bit down counter                                   : 2
 2-bit up counter                                      : 2
 20-bit up counter                                     : 2
 21-bit up counter                                     : 4
 3-bit up counter                                      : 20
 31-bit down counter                                   : 3
 32-bit up counter                                     : 6
 4-bit down counter                                    : 3
 4-bit up counter                                      : 1
 6-bit down counter                                    : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 4
 9-bit down counter                                    : 2
 9-bit up counter                                      : 4
# Accumulators                                         : 6
 12-bit up accumulator                                 : 6
# Registers                                            : 5459
 Flip-Flops                                            : 5459
# Comparators                                          : 68
 10-bit comparator equal                               : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator equal                               : 6
 11-bit comparator lessequal                           : 10
 2-bit comparator greater                              : 2
 20-bit comparator greater                             : 6
 21-bit comparator greater                             : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 31-bit comparator greater                             : 3
 32-bit comparator greater                             : 1
 36-bit comparator equal                               : 2
 6-bit comparator lessequal                            : 6
 8-bit comparator equal                                : 12
 8-bit comparator greater                              : 4
# Multiplexers                                         : 1658
 1-bit 2-to-1 multiplexer                              : 1142
 1-bit 3-to-1 multiplexer                              : 18
 1-bit 32-to-1 multiplexer                             : 32
 1-bit 4-to-1 multiplexer                              : 13
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 7
 10-bit 2-to-1 multiplexer                             : 59
 11-bit 2-to-1 multiplexer                             : 14
 12-bit 2-to-1 multiplexer                             : 9
 12-bit 4-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 17
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 3-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 15
 3-bit 3-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 20
 32-bit 2-to-1 multiplexer                             : 89
 32-bit 4-to-1 multiplexer                             : 12
 36-bit 2-to-1 multiplexer                             : 18
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 34
 6-bit 2-to-1 multiplexer                              : 40
 7-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 55
 9-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 42
# Xors                                                 : 86
 1-bit xor2                                            : 86

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <aurora1_rdbk_stat3_reg_7> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora1_rdbk_stat3_reg_8> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora2_rdbk_stat3_reg_7> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora2_rdbk_stat3_reg_8> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora1_rdbk_stat2_reg_7> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora1_rdbk_stat2_reg_8> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora2_rdbk_stat2_reg_7> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora2_rdbk_stat2_reg_8> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora1_rdbk_stat1_reg_7> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora1_rdbk_stat1_reg_8> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora2_rdbk_stat1_reg_7> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aurora2_rdbk_stat1_reg_8> (without init value) has a constant value of 0 in block <ST_io_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <self_rxa_6> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <self_rxa_7> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <self_rxa_8> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <self_rxa_9> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <self_rxa_10> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ip_len_12> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ip_len_13> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ip_len_14> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ip_len_15> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_12> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_13> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_14> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_15> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following 5 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <prev_beat_sp_d_r_1> <rx_spa_d_r_1> <got_a_d_r_1> <prev_beat_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_0> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_sp_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following 3 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> <got_a_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_scp_d_r_2> <rx_cc_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <aurora_8b10b_1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_0> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_sp_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following 3 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> <got_a_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following 5 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <prev_beat_sp_d_r_1> <rx_spa_d_r_1> <got_a_d_r_1> <prev_beat_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_scp_d_r_2> <rx_cc_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <aurora_8b10b_2_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <testModeFsm_process.state> in Unit <glib_sram_interface_ioControl> is equivalent to the following FF/Latch, which will be removed : <bistModeEnable_from_fsm> 
INFO:Xst:2261 - The FF/Latch <serial.sdv_reg> in Unit <PRBS> is equivalent to the following FF/Latch, which will be removed : <parallel.pdv_reg> 
INFO:Xst:2261 - The FF/Latch <sdv> in Unit <PRBS> is equivalent to the following FF/Latch, which will be removed : <pdv> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_10> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_10> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_11> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_11> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_12> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_12> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_13> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_13> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_14> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_14> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_0> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_0> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_15> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_15> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_20> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_20> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_1> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_1> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_16> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_16> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_21> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_21> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_2> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_2> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_17> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_17> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_22> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_22> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_3> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_3> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_18> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_18> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_23> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_23> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_4> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_4> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_19> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_19> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_24> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_24> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_5> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_5> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_25> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_25> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_30> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_30> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_6> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_6> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_26> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_26> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_31> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_31> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_7> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_7> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_27> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_27> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_8> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_8> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_28> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_28> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_9> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_9> 
INFO:Xst:2261 - The FF/Latch <shiftreg.rxdata_29> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <data_o_29> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_25> on signal <good_count_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_26> on signal <count_r[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/aurora_lane_0_i/err_detect_i/FSM_27> on signal <good_count_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/aurora_lane_0_i/err_detect_i/FSM_28> on signal <count_r[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora1_data_in/FSM_29> on signal <state[1:3]> with user encoding.
Optimizing FSM <usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_data_in/FSM_29> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/trigger_top/IPB_IO_interface/FSM_30> on signal <state[1:9]> with user encoding.
------------------------
 State     | Encoding
------------------------
 000000001 | 000000001
 100000000 | 100000000
 000010000 | 000010000
 000001000 | 000001000
 000000010 | 000000010
 000100000 | 000100000
 000000100 | 000000100
 001000000 | 001000000
 010000000 | 010000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/sram1_if/sramInterfaceIoControl/FSM_9> on signal <ack_process.ack_ctrl[1:3]> with user encoding.
Optimizing FSM <system/sram2_if/sramInterfaceIoControl/FSM_9> on signal <ack_process.ack_ctrl[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/sram1_if/bist/FSM_12> on signal <main_process.state[1:3]> with user encoding.
Optimizing FSM <system/sram2_if/bist/FSM_12> on signal <main_process.state[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 e0_idle             | 000
 e1_initialdelay     | 001
 e2_writedata        | 010
 e3_readdatadelay    | 011
 e4_readdata         | 100
 e5_comparedatadelay | 101
 e6_comparedata      | 110
 e7_testresult       | 111
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/sram1_if/sramInterface/FSM_10> on signal <control_process.writeState[1:2]> with user encoding.
Optimizing FSM <system/sram2_if/sramInterface/FSM_10> on signal <control_process.writeState[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 e0_idle     | 00
 e1_write    | 01
 e2_writeend | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/sram1_if/sramInterface/FSM_11> on signal <control_process.readState[1:2]> with user encoding.
Optimizing FSM <system/sram2_if/sramInterface/FSM_11> on signal <control_process.readState[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 e0_idle    | 00
 e1_read    | 01
 e2_readend | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/eth_B.phy_ipb_ctrl/trans/sm/FSM_7> on signal <state[1:4]> with user encoding.
Optimizing FSM <system/eth_B.fmc2_ipb_ctrl/trans/sm/FSM_7> on signal <state[1:4]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 st_idle      | 0000
 st_check_hdr | 0001
 st_hdr       | 0010
 st_wr_info   | 0011
 st_addr      | 0100
 st_bus_cycle | 0101
 st_rmw_1     | 0110
 st_rmw_2     | 0111
 st_last      | 1000
 st_error     | 1001
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/eth_B.phy_ipb_ctrl/arp_block/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <system/eth_B.fmc2_ipb_ctrl/arp_block/FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 1111  | 1111
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1001  | 1001
 1000  | 1000
 1110  | 1110
 0111  | 0111
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/eth_B.phy_ipb_ctrl/handler/FSM_1> on signal <state[1:17]> with one-hot encoding.
Optimizing FSM <system/eth_B.fmc2_ipb_ctrl/handler/FSM_1> on signal <state[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 11111 | 00000000000000010
 00001 | 00000000000000100
 00010 | 00000000000001000
 00011 | 00000000000010000
 11101 | 00000000000100000
 00101 | 00000000001000000
 00100 | 00000000010000000
 00110 | 00000000100000000
 00111 | 00000001000000000
 01000 | 00000010000000000
 01001 | 00000100000000000
 01100 | 00001000000000000
 01010 | 00010000000000000
 01011 | 00100000000000000
 01101 | 01000000000000000
 11110 | 10000000000000000
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/eth_B.phy_ipb_ctrl/packet_buffer/FSM_4> on signal <state[1:3]> with user encoding.
Optimizing FSM <system/eth_B.fmc2_ipb_ctrl/packet_buffer/FSM_4> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 011   | 011
 001   | 001
 111   | 111
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/FSM_5> on signal <state[1:2]> with user encoding.
Optimizing FSM <system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/FSM_5> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/FSM_6> on signal <state[1:4]> with user encoding.
Optimizing FSM <system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/FSM_6> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0010  | 0010
 0101  | 0101
 0100  | 0100
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/eth_B.phy_ipb_ctrl/txbuf/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <system/eth_B.fmc2_ipb_ctrl/txbuf/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/eth_B.phy_ipb_ctrl/icmp_block/FSM_3> on signal <state[1:4]> with user encoding.
Optimizing FSM <system/eth_B.fmc2_ipb_ctrl/icmp_block/FSM_3> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 1111  | 1111
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1110  | 1110
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/cdce_synch/FSM_24> on signal <cdce_control.state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/ipb_sys_regs/FSM_8> on signal <ack_ctrl[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/flash_if/flashInterface/FSM_15> on signal <main_process.c_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 c_s0  | 00
 c_s1  | 01
 c_s2  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/flash_if/flashInterface/FSM_13> on signal <main_process.w_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 w_s0  | 00
 w_s1  | 01
 w_s2  | 11
 w_s3  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/flash_if/flashInterface/FSM_14> on signal <main_process.r_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 r_s0  | 00
 r_s1  | 01
 r_s2  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/icap_if/confFsm/FSM_18> on signal <main_process.state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/icap_if/icapInterface/FSM_16> on signal <main_process.w_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 w_s0  | 000
 w_s1  | 001
 w_s2  | 010
 w_s3  | 011
 w_s4  | 100
 w_s5  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/icap_if/icapInterface/FSM_17> on signal <main_process.r_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 r_s0  | 00
 r_s1  | 01
 r_s2  | 10
 r_s3  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/i2c/u0/u1/FSM_19> on signal <datafsm[1:4]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 0000
 startcondition_1 | 0001
 startcondition_2 | 0010
 stopcondition_1  | 0011
 stopcondition_2  | 0100
 writebyte        | 0101
 getack           | 0110
 readbyte         | 0111
 sendack          | 1000
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/i2c/u0/u2/FSM_20> on signal <chopexecfsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 a     | 01
 b     | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/i2c/u0/u2/FSM_21> on signal <ctrlfsm[1:4]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 0000
 req_startclk   | 0001
 req_start_1    | 0010
 req_chipaddr_1 | 0011
 req_getack_1   | 0100
 req_regaddr    | 0101
 req_getack_2   | 0110
 req_wrdata     | 0111
 req_getack_3   | 1000
 req_stop_1     | unreached
 req_start_2    | 1010
 req_chipaddr_2 | 1011
 req_getack_4   | 1100
 req_rddata     | 1101
 req_sendack    | 1110
 req_stop_2     | 1111
----------------------------
WARNING:Xst:1294 - Latch <last> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <keep_1> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_13> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_15> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_14> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_10> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_12> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_11> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_9> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_8> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_5> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_7> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_6> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_2> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_4> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_3> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_1> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <data_0> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1294 - Latch <valid> is equivalent to a wire in block <Data_FSM>.
WARNING:Xst:1293 - FF/Latch <ip_len_0> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ip_len_1> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_0> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_1> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance clk_bufgmux in unit glib_sram_interface_ioControl of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance bufg_mux in unit cdce_synchronizer of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance clkf_buf in unit ttclk_mmcm of type BUFH has been replaced by BUFHCE
INFO:Xst:1901 - Instance clkout1_buf in unit ttclk_mmcm of type BUFH has been replaced by BUFHCE
INFO:Xst:2261 - The FF/Latch <self_rxa_1> in Unit <packet_handler> is equivalent to the following FF/Latch, which will be removed : <self_rxa_4> 
INFO:Xst:2261 - The FF/Latch <DATA_O_4> in Unit <icap_interface_fsm> is equivalent to the following 7 FFs/Latches, which will be removed : <DATA_O_7> <DATA_O_9> <DATA_O_11> <DATA_O_13> <DATA_O_18> <DATA_O_24> <DATA_O_30> 
INFO:Xst:2261 - The FF/Latch <DATA_O_5> in Unit <icap_interface_fsm> is equivalent to the following 12 FFs/Latches, which will be removed : <DATA_O_6> <DATA_O_8> <DATA_O_10> <DATA_O_12> <DATA_O_14> <DATA_O_16> <DATA_O_19> <DATA_O_20> <DATA_O_23> <DATA_O_25> <DATA_O_27> <DATA_O_31> 
INFO:Xst:2261 - The FF/Latch <DATA_O_1> in Unit <icap_interface_fsm> is equivalent to the following FF/Latch, which will be removed : <DATA_O_2> 
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Virtex6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    sck in unit <spi_master>
    parallel.pattern_6 in unit <PRBS>
    serial.pattern_6 in unit <PRBS>
    parallel.pattern_0 in unit <PRBS>
    parallel.pattern_1 in unit <PRBS>
    parallel.pattern_2 in unit <PRBS>
    parallel.pattern_3 in unit <PRBS>
    parallel.pattern_4 in unit <PRBS>
    parallel.pattern_5 in unit <PRBS>
    serial.pattern_0 in unit <PRBS>
    serial.pattern_1 in unit <PRBS>
    serial.pattern_2 in unit <PRBS>
    serial.pattern_3 in unit <PRBS>
    serial.pattern_4 in unit <PRBS>
    serial.pattern_5 in unit <PRBS>

WARNING:Xst:2042 - Unit i2c_data: 4 internal tristates are replaced by logic (pull-up yes): scl_out<0>, scl_out<1>, sda_out<0>, sda_out<1>.

Optimizing unit <glib_top> ...

Optimizing unit <user_logic> ...

Optimizing unit <ST_stub_tagging_top> ...

Optimizing unit <aurora_8b10b_1> ...

Optimizing unit <AURORA_8B10B_1_GTX> ...

Optimizing unit <aurora_8b10b_1_TX_LL> ...

Optimizing unit <aurora_8b10b_1_AURORA_LANE> ...

Optimizing unit <aurora_8b10b_1_CHBOND_COUNT_DEC> ...

Optimizing unit <aurora_8b10b_1_GLOBAL_LOGIC> ...

Optimizing unit <aurora_8b10b_2> ...

Optimizing unit <AURORA_8B10B_2_GTX> ...

Optimizing unit <aurora_8b10b_2_TX_LL> ...

Optimizing unit <aurora_8b10b_2_AURORA_LANE> ...

Optimizing unit <aurora_8b10b_2_CHBOND_COUNT_DEC> ...

Optimizing unit <aurora_8b10b_2_GLOBAL_LOGIC> ...

Optimizing unit <glib_sram_interface_wrapper> ...

Optimizing unit <ipbus_ctrl> ...

Optimizing unit <eth_v6_sgmii> ...

Optimizing unit <v6_emac_v1_5_sgmii> ...

Optimizing unit <V6_GTXWIZARD_GTX_sgmii> ...

Optimizing unit <eth_v6_basex> ...

Optimizing unit <v6_emac_v1_5_basex> ...

Optimizing unit <V6_GTXWIZARD_GTX> ...

Optimizing unit <cdce_phase_mon_v2_wrapper> ...

Optimizing unit <ttclk_mmcm> ...

Optimizing unit <flash_interface_wrapper> ...

Optimizing unit <icap_interface_wrapper> ...

Optimizing unit <i2c_master> ...

Optimizing unit <i2c_master_no_iobuf> ...

Optimizing unit <mmcm_no_ibufg> ...

Optimizing unit <verilog_trigger_top> ...

Optimizing unit <stub_processing_all_modules> ...

Optimizing unit <stub_processing_top> ...

Optimizing unit <ST_io_block> ...

Optimizing unit <aurora_test_1> ...

Optimizing unit <aurora_RESET_LOGIC> ...

Optimizing unit <aurora_8b10b_1_AXI_TO_LL> ...

Optimizing unit <aurora_8b10b_1_GTX_WRAPPER> ...

Optimizing unit <aurora_8b10b_1_TX_LL_DATAPATH> ...

Optimizing unit <aurora_8b10b_1_TX_LL_CONTROL> ...

Optimizing unit <aurora_8b10b_1_LANE_INIT_SM> ...

Optimizing unit <aurora_8b10b_1_SYM_GEN> ...

Optimizing unit <aurora_8b10b_1_ERR_DETECT> ...

Optimizing unit <aurora_8b10b_1_HOTPLUG> ...

Optimizing unit <aurora_8b10b_1_cir_fifo> ...

Optimizing unit <aurora_8b10b_1_SYM_DEC> ...

Optimizing unit <aurora_8b10b_1_CHANNEL_INIT_SM> ...

Optimizing unit <aurora_8b10b_1_CHANNEL_ERR_DETECT> ...

Optimizing unit <aurora_8b10b_1_IDLE_AND_VER_GEN> ...

Optimizing unit <aurora_8b10b_1_RX_LL> ...

Optimizing unit <aurora_8b10b_1_RX_LL_PDU_DATAPATH> ...

Optimizing unit <aurora_8b10b_1_LL_TO_AXI> ...

Optimizing unit <aurora_CLOCK_MODULE> ...

Optimizing unit <aurora_STANDARD_CC_MODULE> ...

Optimizing unit <aurora_test_2> ...

Optimizing unit <aurora_8b10b_2_AXI_TO_LL> ...

Optimizing unit <aurora_8b10b_2_GTX_WRAPPER> ...

Optimizing unit <aurora_8b10b_2_TX_LL_DATAPATH> ...

Optimizing unit <aurora_8b10b_2_TX_LL_CONTROL> ...

Optimizing unit <aurora_8b10b_2_LANE_INIT_SM> ...

Optimizing unit <aurora_8b10b_2_SYM_GEN> ...

Optimizing unit <aurora_8b10b_2_ERR_DETECT> ...

Optimizing unit <aurora_8b10b_2_HOTPLUG> ...

Optimizing unit <aurora_8b10b_2_cir_fifo> ...

Optimizing unit <aurora_8b10b_2_SYM_DEC> ...

Optimizing unit <aurora_8b10b_2_CHANNEL_INIT_SM> ...

Optimizing unit <aurora_8b10b_2_CHANNEL_ERR_DETECT> ...

Optimizing unit <aurora_8b10b_2_IDLE_AND_VER_GEN> ...

Optimizing unit <aurora_8b10b_2_RX_LL> ...

Optimizing unit <aurora_8b10b_2_RX_LL_PDU_DATAPATH> ...

Optimizing unit <aurora_8b10b_2_LL_TO_AXI> ...

Optimizing unit <Data_FSM> ...

Optimizing unit <CLK_Timer> ...

Optimizing unit <IPB_IO_interface> ...

Optimizing unit <system_core> ...

Optimizing unit <glib_sram_interface_ioControl> ...

Optimizing unit <glib_sram_interface_bist> ...

Optimizing unit <PRBS> ...

Optimizing unit <glib_sram_interface> ...

Optimizing unit <gbe_rxpacketbuffer> ...

Optimizing unit <transactor> ...

Optimizing unit <transactor_sm> ...

Optimizing unit <transactor_rx> ...

Optimizing unit <transactor_tx> ...

Optimizing unit <arp> ...

Optimizing unit <packet_handler> ...

Optimizing unit <sub_packetbuffer> ...

Optimizing unit <sub_packetreq> ...

Optimizing unit <sub_packetresp> ...

Optimizing unit <ip_checksum_8bit> ...

Optimizing unit <udp_shim> ...

Optimizing unit <gbe_txpacketbuffer> ...

Optimizing unit <icmp> ...

Optimizing unit <ipbus_to_wb_bridge> ...

Optimizing unit <ipbus_user_fabric> ...

Optimizing unit <v6_emac_v1_5_block_sgmii> ...

Optimizing unit <v6_gtxwizard_top_sgmii> ...

Optimizing unit <V6_GTXWIZARD_sgmii> ...

Optimizing unit <DOUBLE_RESET_sgmii> ...

Optimizing unit <v6_emac_v1_5_basex_block> ...

Optimizing unit <v6_gtxwizard_top> ...

Optimizing unit <V6_GTXWIZARD> ...

Optimizing unit <DOUBLE_RESET> ...

Optimizing unit <spi_master> ...

Optimizing unit <reset_ctrl> ...

Optimizing unit <cdce_synchronizer> ...

Optimizing unit <cdce_phase_mon_v2> ...

Optimizing unit <ipbus_fabric> ...

Optimizing unit <sram_flash_buffers> ...

Optimizing unit <ipbus_master_arb> ...

Optimizing unit <sys_heartbeat> ...

Optimizing unit <system_regs> ...

Optimizing unit <flash_interface> ...

Optimizing unit <icap_interface_fsm> ...

Optimizing unit <flashIcap_ioControl> ...

Optimizing unit <icap_interface> ...

Optimizing unit <i2c_data> ...

Optimizing unit <i2c_ctrl> ...
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <got_a_d_r_2> of sequential type is unconnected in block <sym_dec_i>.
WARNING:Xst:2677 - Node <got_a_d_r_0> of sequential type is unconnected in block <sym_dec_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_1> of sequential type is unconnected in block <sym_dec_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_0> of sequential type is unconnected in block <sym_dec_i>.
WARNING:Xst:2677 - Node <sof_in_storage_r> of sequential type is unconnected in block <rx_ll_pdu_datapath_i>.
WARNING:Xst:2677 - Node <RX_SOF_N_Buffer> of sequential type is unconnected in block <rx_ll_pdu_datapath_i>.
WARNING:Xst:2677 - Node <WARN_CC> of sequential type is unconnected in block <standard_cc_module_i>.
WARNING:Xst:2677 - Node <WARN_CC> of sequential type is unconnected in block <standard_cc_module_i>.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <got_a_d_r_2> of sequential type is unconnected in block <sym_dec_i>.
WARNING:Xst:2677 - Node <got_a_d_r_0> of sequential type is unconnected in block <sym_dec_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_1> of sequential type is unconnected in block <sym_dec_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_0> of sequential type is unconnected in block <sym_dec_i>.
WARNING:Xst:2677 - Node <sof_in_storage_r> of sequential type is unconnected in block <rx_ll_pdu_datapath_i>.
WARNING:Xst:2677 - Node <RX_SOF_N_Buffer> of sequential type is unconnected in block <rx_ll_pdu_datapath_i>.
WARNING:Xst:2677 - Node <startErrInj_rr> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <startErrInj_r> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_8> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_9> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_10> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_11> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_12> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_13> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_14> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_15> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_16> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_17> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_18> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_19> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_20> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <STARTERRINJ_O> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <serial.pattern_5> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_4> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_3> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_2> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_1> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_0> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.sdv_reg> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <sdv> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_6> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.sdata_reg> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <sdata> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <startErrInj_rr> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <startErrInj_r> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_8> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_9> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_10> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_11> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_12> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_13> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_14> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_15> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_16> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_17> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_18> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_19> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <ERRORCOUNTER_O_20> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <STARTERRINJ_O> of sequential type is unconnected in block <bist>.
WARNING:Xst:2677 - Node <serial.pattern_5> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_4> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_3> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_2> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_1> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_0> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.sdv_reg> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <sdv> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.pattern_6> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <serial.sdata_reg> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <sdata> of sequential type is unconnected in block <prbsPatterGenerator>.
WARNING:Xst:2677 - Node <reset_reg_int_0> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_1> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_2> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_3> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_4> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_5> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_6> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_7> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_8> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_9> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_10> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_11> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_12> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_13> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_14> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_15> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_16> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_17> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_18> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_19> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_20> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_21> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_22> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_23> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_24> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_25> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_26> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_27> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_28> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_29> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_30> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_31> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_0> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_1> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_2> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_3> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_4> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_5> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_6> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_7> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_8> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_9> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_10> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_11> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_12> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_13> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_14> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_15> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_16> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_17> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_18> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_19> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_20> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_21> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_22> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_23> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_24> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_25> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_26> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_27> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_28> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_29> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_30> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_31> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_0> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_1> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_2> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_3> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_4> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_5> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_6> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_7> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_8> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_9> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_10> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_11> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_12> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_13> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_14> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_15> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_16> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_17> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_18> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_19> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_20> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_21> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_22> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_23> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_24> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_25> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_26> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_27> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_28> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_29> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_30> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_31> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_0> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_1> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_2> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_3> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_4> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_5> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_6> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_7> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_8> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_9> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_10> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_11> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_12> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_13> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_14> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_15> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_16> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_17> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_18> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_19> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_20> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_21> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_22> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_23> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_24> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_25> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_26> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_27> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_28> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_29> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_30> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_31> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <previous_ack> of sequential type is unconnected in block <wb_bridge>.
WARNING:Xst:2677 - Node <previous_ack2> of sequential type is unconnected in block <wb_bridge>.
WARNING:Xst:2677 - Node <stb> of sequential type is unconnected in block <wb_bridge>.
WARNING:Xst:2677 - Node <SYNC_DONE_O> of sequential type is unconnected in block <cdce_synch>.
WARNING:Xst:2677 - Node <SYNC_BUSY_O> of sequential type is unconnected in block <cdce_synch>.
WARNING:Xst:2677 - Node <ack_to_masters_0> of sequential type is unconnected in block <ipb_arb>.
WARNING:Xst:2677 - Node <ack_to_masters_1> of sequential type is unconnected in block <ipb_arb>.
WARNING:Xst:2677 - Node <err_to_masters_0> of sequential type is unconnected in block <ipb_arb>.
WARNING:Xst:2677 - Node <err_to_masters_1> of sequential type is unconnected in block <ipb_arb>.
WARNING:Xst:2677 - Node <completed> of sequential type is unconnected in block <u1>.
WARNING:Xst:2677 - Node <busy> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <busy_o> of sequential type is unconnected in block <u2>.
WARNING:Xst:2677 - Node <done_o> of sequential type is unconnected in block <u2>.
WARNING:Xst:1710 - FF/Latch <master_0> (without init value) has a constant value of 0 in block <ipb_arb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <master_1> (without init value) has a constant value of 0 in block <ipb_arb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_22> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_20> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_21> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_25> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_23> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_24> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_28> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_26> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_27> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_29> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_30> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_legthen.rst_cnt_24> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_legthen.rst_cnt_22> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_legthen.rst_cnt_23> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_legthen.rst_cnt_27> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_legthen.rst_cnt_25> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_legthen.rst_cnt_26> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_legthen.rst_cnt_30> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_legthen.rst_cnt_28> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_legthen.rst_cnt_29> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_16> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_15> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_19> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_17> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_18> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_20> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_21> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_22> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_23> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_26> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_24> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_25> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_29> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_27> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_28> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_gtx_legthen.rst_cnt_30> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_16> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_19> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_17> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_mac_legthen.rst_cnt_18> has a constant value of 0 in block <rst>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cs_rrr> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.addressEnable> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_1> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_1> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_2> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_2> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_3> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_3> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_4> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_4> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_5> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_5> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_6> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_6> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_7> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_7> 
INFO:Xst:3203 - The FF/Latch <control_process.dataToSram> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <TRISTATECTRL_O> 
INFO:Xst:3203 - The FF/Latch <control_process.writeState_FSM_FFd2> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <WE_B_O> 
INFO:Xst:3203 - The FF/Latch <control_process.dataFromSram> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <OE_B_O> 
INFO:Xst:2261 - The FF/Latch <cs_rrr> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <main_process.addressEnable> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_1> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_1> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_2> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_2> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_3> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_3> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_4> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_4> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_5> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_5> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_6> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_6> 
INFO:Xst:2261 - The FF/Latch <main_process.errorCounter_7> in Unit <bist> is equivalent to the following FF/Latch, which will be removed : <ERRORCOUNTER_O_7> 
INFO:Xst:3203 - The FF/Latch <control_process.dataToSram> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <TRISTATECTRL_O> 
INFO:Xst:3203 - The FF/Latch <control_process.writeState_FSM_FFd2> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <WE_B_O> 
INFO:Xst:3203 - The FF/Latch <control_process.dataFromSram> in Unit <sramInterface> is the opposite to the following FF/Latch, which will be removed : <OE_B_O> 
INFO:Xst:2261 - The FF/Latch <we> in Unit <inbuf> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <we> in Unit <inbuf> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <sckgen.state> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <busy> 
INFO:Xst:2261 - The FF/Latch <heartbeat_process.timer_31> in Unit <hb> is equivalent to the following FF/Latch, which will be removed : <heartbeat_process.pwm_timer_31> 
INFO:Xst:2261 - The FF/Latch <FLASH_O_w_b> in Unit <flashInterface> is equivalent to the following FF/Latch, which will be removed : <FLASH_O_tristate> 
INFO:Xst:2261 - The FF/Latch <exec> in Unit <u2> is equivalent to the following FF/Latch, which will be removed : <chopexecfsm_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block glib_top, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 

Final Macro Processing ...

Processing Unit <aurora_i_1> :
	Found 2-bit shift register for signal <lane_up_r2>.
Unit <aurora_i_1> processed.

Processing Unit <aurora_i_2> :
	Found 2-bit shift register for signal <lane_up_r2>.
Unit <aurora_i_2> processed.

Processing Unit <channel_err_detect_i> :
	Found 2-bit shift register for signal <CHANNEL_SOFT_ERR_Buffer>.
	Found 2-bit shift register for signal <CHANNEL_HARD_ERR_Buffer>.
	Found 2-bit shift register for signal <CHANNEL_SOFT_ERR_Buffer>.
	Found 2-bit shift register for signal <CHANNEL_HARD_ERR_Buffer>.
Unit <channel_err_detect_i> processed.

Processing Unit <channel_init_sm_i> :
	Found 31-bit shift register for signal <v_count_r_31>.
	Found 16-bit shift register for signal <verify_watchdog_r_15>.
	Found 3-bit shift register for signal <rxver_count_r_2>.
	Found 8-bit shift register for signal <txver_count_r_7>.
	Found 2-bit shift register for signal <CHANNEL_UP_Buffer>.
	Found 31-bit shift register for signal <v_count_r_31>.
	Found 16-bit shift register for signal <verify_watchdog_r_15>.
	Found 3-bit shift register for signal <rxver_count_r_2>.
	Found 8-bit shift register for signal <txver_count_r_7>.
	Found 2-bit shift register for signal <CHANNEL_UP_Buffer>.
Unit <channel_init_sm_i> processed.

Processing Unit <gtx0_double_reset_i> :
	Found 2-bit shift register for signal <plllkdet_sync>.
	Found 2-bit shift register for signal <plllkdet_sync>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <testdone_f_0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <testdone_f_0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <gtx0_double_reset_i> processed.

Processing Unit <idle_and_ver_gen_i> :
	Found 4-bit shift register for signal <lfsr_shift_register_r_3>.
	Found 4-bit shift register for signal <lfsr_shift_register_r_3>.
Unit <idle_and_ver_gen_i> processed.

Processing Unit <lane_init_sm_i> :
	Found 16-bit shift register for signal <counter2_r_15>.
	Found 16-bit shift register for signal <counter4_r_15>.
	Found 4-bit shift register for signal <counter3_r_3>.
	Found 16-bit shift register for signal <counter5_r_15>.
	Found 16-bit shift register for signal <counter2_r_15>.
	Found 16-bit shift register for signal <counter4_r_15>.
	Found 4-bit shift register for signal <counter3_r_3>.
	Found 16-bit shift register for signal <counter5_r_15>.
Unit <lane_init_sm_i> processed.

Processing Unit <standard_cc_module_i> :
	Found 9-bit shift register for signal <prepare_count_r_9>.
	Found 12-bit shift register for signal <count_13d_srl_r_11>.
	Found 9-bit shift register for signal <prepare_count_r_9>.
	Found 12-bit shift register for signal <count_13d_srl_r_11>.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <standard_cc_module_i> processed.

Processing Unit <sym_dec_i> :
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_15>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_14>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_13>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_12>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_11>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_10>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_9>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_8>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_7>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_6>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_5>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_4>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_3>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_2>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_1>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_0>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_15>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_14>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_13>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_12>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_11>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_10>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_9>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_8>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_7>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_6>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_5>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_4>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_3>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_2>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_1>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_0>.
Unit <sym_dec_i> processed.

Processing Unit <tx_ll_datapath_i> :
	Found 2-bit shift register for signal <tx_pe_data_r_15>.
	Found 2-bit shift register for signal <tx_pe_data_r_14>.
	Found 2-bit shift register for signal <tx_pe_data_r_13>.
	Found 2-bit shift register for signal <tx_pe_data_r_12>.
	Found 2-bit shift register for signal <tx_pe_data_r_11>.
	Found 2-bit shift register for signal <tx_pe_data_r_10>.
	Found 2-bit shift register for signal <tx_pe_data_r_9>.
	Found 2-bit shift register for signal <tx_pe_data_r_8>.
	Found 2-bit shift register for signal <tx_pe_data_r_7>.
	Found 2-bit shift register for signal <tx_pe_data_r_6>.
	Found 2-bit shift register for signal <tx_pe_data_r_5>.
	Found 2-bit shift register for signal <tx_pe_data_r_4>.
	Found 2-bit shift register for signal <tx_pe_data_r_3>.
	Found 2-bit shift register for signal <tx_pe_data_r_2>.
	Found 2-bit shift register for signal <tx_pe_data_r_1>.
	Found 2-bit shift register for signal <tx_pe_data_r_0>.
	Found 2-bit shift register for signal <tx_pe_data_r_15>.
	Found 2-bit shift register for signal <tx_pe_data_r_14>.
	Found 2-bit shift register for signal <tx_pe_data_r_13>.
	Found 2-bit shift register for signal <tx_pe_data_r_12>.
	Found 2-bit shift register for signal <tx_pe_data_r_11>.
	Found 2-bit shift register for signal <tx_pe_data_r_10>.
	Found 2-bit shift register for signal <tx_pe_data_r_9>.
	Found 2-bit shift register for signal <tx_pe_data_r_8>.
	Found 2-bit shift register for signal <tx_pe_data_r_7>.
	Found 2-bit shift register for signal <tx_pe_data_r_6>.
	Found 2-bit shift register for signal <tx_pe_data_r_5>.
	Found 2-bit shift register for signal <tx_pe_data_r_4>.
	Found 2-bit shift register for signal <tx_pe_data_r_3>.
	Found 2-bit shift register for signal <tx_pe_data_r_2>.
	Found 2-bit shift register for signal <tx_pe_data_r_1>.
	Found 2-bit shift register for signal <tx_pe_data_r_0>.
Unit <tx_ll_datapath_i> processed.

Processing Unit <u2> :
	Found 5-bit shift register for signal <executestrobe_reg>.
Unit <u2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5596
 Flip-Flops                                            : 5596
# Shift Registers                                      : 97
 12-bit shift register                                 : 2
 16-bit shift register                                 : 8
 2-bit shift register                                  : 74
 3-bit shift register                                  : 2
 31-bit shift register                                 : 2
 4-bit shift register                                  : 4
 5-bit shift register                                  : 1
 8-bit shift register                                  : 2
 9-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : glib_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10033
#      GND                         : 99
#      INV                         : 479
#      LUT1                        : 457
#      LUT2                        : 1437
#      LUT3                        : 1152
#      LUT4                        : 884
#      LUT5                        : 1007
#      LUT6                        : 1806
#      MUXCY                       : 1316
#      MUXF7                       : 62
#      VCC                         : 86
#      XORCY                       : 1248
# FlipFlops/Latches                : 6491
#      FD                          : 902
#      FDC                         : 1358
#      FDCE                        : 1205
#      FDE                         : 1754
#      FDE_1                       : 20
#      FDP                         : 124
#      FDPE                        : 36
#      FDR                         : 292
#      FDRE                        : 686
#      FDRE_1                      : 20
#      FDS                         : 42
#      FDSE                        : 49
#      LDC                         : 1
#      ODDR                        : 2
# RAMS                             : 78
#      RAM32M                      : 30
#      RAM32X1D                    : 14
#      RAM32X1S                    : 22
#      RAMB36E1                    : 12
# Shift Registers                  : 102
#      SRL16                       : 5
#      SRLC16E                     : 95
#      SRLC32E                     : 2
# Clock Buffers                    : 20
#      BUFHCE                      : 2
#      BUFG                        : 15
#      BUFGCTRL                    : 3
# IO Buffers                       : 610
#      IBUF                        : 36
#      IBUFDS_GTXE1                : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 76
#      OBUF                        : 494
#      OBUFDS                      : 1
# GigabitIOs                       : 4
#      GTXE1                       : 4
# Clock Buffers                    : 2
#      BUFHCE                      : 2
# Others                           : 9
#      BUFR                        : 2
#      ICAP_VIRTEX6                : 1
#      MMCM_ADV                    : 4
#      TEMAC_SINGLE                : 2

Device utilization summary:
---------------------------

Selected Device : 6vlx130tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            6491  out of  160000     4%  
 Number of Slice LUTs:                 7494  out of  80000     9%  
    Number used as Logic:              7222  out of  80000     9%  
    Number used as Memory:              272  out of  27840     0%  
       Number used as RAM:              170
       Number used as SRL:              102

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10642
   Number with an unused Flip Flop:    4151  out of  10642    39%  
   Number with an unused LUT:          3148  out of  10642    29%  
   Number of fully used LUT-FF pairs:  3343  out of  10642    31%  
   Number of unique control sets:       472

IO Utilization: 
 Number of IOs:                         698
 Number of bonded IOBs:                 606  out of    600   101% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:               12  out of    264     4%  
    Number using Block RAM only:         12
 Number of BUFG/BUFGCTRLs:               18  out of     32    56%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------+
Clock Signal                                                                                                                                                   | Clock buffer(FF name)      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------+
clk125_2_p                                                                                                                                                     | MMCM_ADV:CLKOUT1           | 3860  |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT  | MMCM_ADV:CLKOUT0           | 677   |
xpoint1_clk1_p                                                                                                                                                 | MMCM_ADV:CLKFBOUT          | 171   |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT| MMCM_ADV:CLKOUT0           | 677   |
clk125_2_p                                                                                                                                                     | IBUF+IBUFDS_GTXE1+BUFG     | 1142  |
system/spi/reset_i_cpol_i_AND_187_o(system/spi/reset_i_cpol_i_AND_187_o1:O)                                                                                    | NONE(*)(system/spi/sck_LDC)| 1     |
system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1                                                                                                                 | BUFHCE                     | 152   |
usr/wb_miso_o[0]_wb_err                                                                                                                                        | BUFG                       | 2     |
xpoint1_clk1_p                                                                                                                                                 | MMCM_ADV:CLKOUT0           | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Buffer(FF name)                                                                                                                                                                                                                                                                                                        | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/rdaddrecc(0)(system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                 | NONE(system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                               | 4     |
system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/rdaddrecc(0)(system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                               | NONE(system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                              | 4     |
system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/rdaddrecc(0)(system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                                | 4     |
system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/rdaddrecc(0)(system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                 | NONE(system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                               | 4     |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 4     |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 4     |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 4     |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 4     |
system/eth_B.fmc2_ipb_ctrl/rxbuf/fifo/BU2/rdaddrecc(0)(system/eth_B.fmc2_ipb_ctrl/rxbuf/fifo/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                 | NONE(system/eth_B.fmc2_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                                               | 2     |
system/eth_B.fmc2_ipb_ctrl/txbuf/fifo/BU2/rdaddrecc(0)(system/eth_B.fmc2_ipb_ctrl/txbuf/fifo/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                 | NONE(system/eth_B.fmc2_ipb_ctrl/txbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                                               | 2     |
system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/rdaddrecc(0)(system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                                                | 2     |
system/eth_B.phy_ipb_ctrl/txbuf/fifo/BU2/rdaddrecc(0)(system/eth_B.phy_ipb_ctrl/txbuf/fifo/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(system/eth_B.phy_ipb_ctrl/txbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                                                | 2     |
system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/N0(system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                           | NONE(system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds)                                                                                                                                                                                                                                                    | 1     |
system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/N1(system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                           | NONE(system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds)                                                                                                                                                                                                                                                    | 1     |
system/eth_B.phy_eth/sgmii/v6_gtxwizard_top_inst/N0(system/eth_B.phy_eth/sgmii/v6_gtxwizard_top_inst/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                             | NONE(system/eth_B.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds)                                                                                                                                                                                                                                                     | 1     |
system/eth_B.phy_eth/sgmii/v6_gtxwizard_top_inst/N1(system/eth_B.phy_eth/sgmii/v6_gtxwizard_top_inst/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                             | NONE(system/eth_B.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds)                                                                                                                                                                                                                                                     | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.102ns (Maximum Frequency: 195.982MHz)
   Minimum input arrival time before clock: 3.167ns
   Maximum output required time after clock: 1.980ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk125_2_p'
  Clock period: 5.102ns (frequency: 195.982MHz)
  Total number of paths / destination ports: 414807 / 11098
-------------------------------------------------------------------------
Delay:               5.102ns (Levels of Logic = 24)
  Source:            system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_6 (FF)
  Destination:       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15 (FF)
  Source Clock:      clk125_2_p rising
  Destination Clock: clk125_2_p rising

  Data Path: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_6 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.375   0.821  txa_6 (txa_6)
     LUT5:I0->O            8   0.068   0.463  txaNext[10]_GND_144_o_equal_54_o<10>11 (txaNext[10]_GND_144_o_equal_54_o<10>1)
     LUT4:I3->O            6   0.068   0.450  txa[10]_GND_144_o_equal_70_o<10>11 (txa[10]_GND_144_o_equal_70_o<10>1)
     LUT6:I5->O            2   0.068   0.423  Mmux_udp_csum_input11 (udp_csum_input<0>)
     begin scope: 'system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM:data<0>'
     LUT2:I1->O            1   0.068   0.000  Madd_n0024_lut<0> (Madd_n0024_lut<0>)
     MUXCY:S->O            1   0.290   0.000  Madd_n0024_cy<0> (Madd_n0024_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<1> (Madd_n0024_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<2> (Madd_n0024_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<3> (Madd_n0024_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<4> (Madd_n0024_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<5> (Madd_n0024_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<6> (Madd_n0024_cy<6>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<7> (Madd_n0024_cy<7>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<8> (Madd_n0024_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<9> (Madd_n0024_cy<9>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<10> (Madd_n0024_cy<10>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<11> (Madd_n0024_cy<11>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<12> (Madd_n0024_cy<12>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0024_cy<13> (Madd_n0024_cy<13>)
     XORCY:CI->O           2   0.239   0.423  Madd_n0024_xor<14> (n0024<14>)
     LUT1:I0->O            1   0.068   0.000  Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<14>_rt (Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<14>_rt)
     MUXCY:S->O            0   0.290   0.000  Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<14> (Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<14>)
     XORCY:CI->O           1   0.239   0.417  Madd_csum_add[15]_GND_140_o_add_5_OUT_xor<15> (csum_add[15]_GND_140_o_add_5_OUT<15>)
     LUT3:I2->O            1   0.068   0.000  Mmux_csum_add[15]_csum_add[15]_mux_6_OUT71 (csum_add[15]_csum_add[15]_mux_6_OUT<15>)
     FDRE:D                    0.011          csum_intl_15
    ----------------------------------------
    Total                      5.102ns (2.105ns logic, 2.997ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT'
  Clock period: 3.183ns (frequency: 314.184MHz)
  Total number of paths / destination ports: 3832 / 1227
-------------------------------------------------------------------------
Delay:               3.183ns (Levels of Logic = 4)
  Source:            usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_scp_r (FF)
  Destination:       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_14 (FF)
  Source Clock:      usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT rising
  Destination Clock: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT rising

  Data Path: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_scp_r to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              38   0.375   0.792  gen_scp_r (gen_scp_r)
     LUT4:I0->O            2   0.068   0.781  Mmux_TX_DATA_Buffer[14]_PWR_198_o_MUX_1111_o111 (Mmux_TX_DATA_Buffer[14]_PWR_198_o_MUX_1111_o11)
     LUT6:I1->O            1   0.068   0.000  Mmux_TX_DATA_Buffer[14]_PWR_198_o_MUX_1111_o12_F (N24)
     MUXF7:I0->O           1   0.245   0.775  Mmux_TX_DATA_Buffer[14]_PWR_198_o_MUX_1111_o12 (TX_DATA_Buffer[14]_PWR_198_o_MUX_1111_o)
     LUT6:I1->O            1   0.068   0.000  TX_DATA_Buffer_14_glue_rst (TX_DATA_Buffer_14_glue_rst)
     FDS:D                     0.011          TX_DATA_Buffer_14
    ----------------------------------------
    Total                      3.183ns (0.835ns logic, 2.348ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xpoint1_clk1_p'
  Clock period: 3.124ns (frequency: 320.102MHz)
  Total number of paths / destination ports: 4610 / 214
-------------------------------------------------------------------------
Delay:               3.124ns (Levels of Logic = 3)
  Source:            usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Destination:       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/link_reset_r_0 (FF)
  Source Clock:      xpoint1_clk1_p rising
  Destination Clock: xpoint1_clk1_p rising

  Data Path: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/link_reset_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.375   0.497  count_for_reset_r_19 (count_for_reset_r_19)
     LUT2:I0->O            1   0.068   0.417  count_for_reset_r[19]_PWR_201_o_LessThan_7_o_inv2_SW0 (N4)
     LUT6:I5->O            3   0.068   0.792  count_for_reset_r[19]_PWR_201_o_LessThan_7_o_inv2 (count_for_reset_r[19]_PWR_201_o_LessThan_7_o_inv2)
     LUT6:I0->O            2   0.068   0.405  count_for_reset_r[19]_PWR_201_o_LessThan_7_o_inv (count_for_reset_r[19]_PWR_201_o_LessThan_7_o_inv)
     FDR:R                     0.434          link_reset_r_0
    ----------------------------------------
    Total                      3.124ns (1.013ns logic, 2.111ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT'
  Clock period: 3.179ns (frequency: 314.564MHz)
  Total number of paths / destination ports: 3826 / 1227
-------------------------------------------------------------------------
Delay:               3.179ns (Levels of Logic = 4)
  Source:            usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/aurora_lane_0_i/sym_gen_i/gen_k_r_1 (FF)
  Destination:       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_4 (FF)
  Source Clock:      usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT rising
  Destination Clock: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT rising

  Data Path: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/aurora_lane_0_i/sym_gen_i/gen_k_r_1 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.375   0.524  gen_k_r_1 (gen_k_r_1)
     LUT2:I0->O            5   0.068   0.805  Mmux_TX_DATA_Buffer[2]_PWR_246_o_MUX_1520_o211 (Mmux_TX_DATA_Buffer[2]_PWR_246_o_MUX_1520_o21)
     LUT6:I0->O            1   0.068   0.417  Mmux_TX_DATA_Buffer[4]_PWR_246_o_MUX_1526_o11 (Mmux_TX_DATA_Buffer[4]_PWR_246_o_MUX_1526_o1)
     LUT5:I4->O            1   0.068   0.775  Mmux_TX_DATA_Buffer[4]_PWR_246_o_MUX_1526_o12 (TX_DATA_Buffer[4]_PWR_246_o_MUX_1526_o)
     LUT6:I1->O            1   0.068   0.000  TX_DATA_Buffer_4_glue_rst (TX_DATA_Buffer_4_glue_rst)
     FDS:D                     0.011          TX_DATA_Buffer_4
    ----------------------------------------
    Total                      3.179ns (0.658ns logic, 2.521ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1'
  Clock period: 3.597ns (frequency: 278.009MHz)
  Total number of paths / destination ports: 1922 / 174
-------------------------------------------------------------------------
Delay:               3.597ns (Levels of Logic = 5)
  Source:            system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Source Clock:      system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1 rising
  Destination Clock: system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1 rising

  Data Path: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.375   0.795  monitoring_stats_10 (monitoring_stats_10)
     LUT6:I1->O            1   0.068   0.581  threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2 (threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1)
     LUT3:I0->O            1   0.068   0.417  threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11 (threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11)
     LUT5:I4->O            2   0.068   0.497  threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12 (threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2)
     LUT6:I4->O            1   0.068   0.581  Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11 (Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o1)
     LUT6:I3->O            1   0.068   0.000  Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13 (GND_323_o_monitoring_stats[15]_MUX_1029_o)
     FDC:D                     0.011          phase_ok
    ----------------------------------------
    Total                      3.597ns (0.726ns logic, 2.871ns route)
                                       (20.2% logic, 79.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk125_2_p'
  Total number of paths / destination ports: 1895 / 1597
-------------------------------------------------------------------------
Offset:              3.167ns (Levels of Logic = 6)
  Source:            system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac:EMACPHYSYNCACQSTATUS (PAD)
  Destination:       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_0 (FF)
  Destination Clock: clk125_2_p rising 0.3X

  Data Path: system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac:EMACPHYSYNCACQSTATUS to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC_SINGLE:EMACPHYSYNCACQSTATUS    1   0.000   0.000  v6_emac (SYNCACQSTATUS)
     end scope: 'system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst:SYNCACQSTATUS'
     end scope: 'system/eth_B.fmc2_eth/basex:EMACCLIENTSYNCACQSTATUS'
     end scope: 'system/eth_B.fmc2_eth:sync_acq'
     LUT3:I0->O          196   0.068   0.769  Mmux_ipb_rst<3>11 (ipb_rst<3>)
     begin scope: 'system/eth_B.fmc2_ipb_ctrl:rst'
     begin scope: 'system/eth_B.fmc2_ipb_ctrl/trans:reset'
     begin scope: 'system/eth_B.fmc2_ipb_ctrl/trans/sm:reset'
     LUT3:I0->O            4   0.068   0.798  _n0429_inv41 (_n0429_inv4)
     LUT6:I0->O           32   0.068   0.552  _n0618_inv1 (_n0618_inv)
     FDE:CE                    0.263          rmw_result_0
    ----------------------------------------
    Total                      3.167ns (1.048ns logic, 2.119ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk125_2_p'
  Total number of paths / destination ports: 558 / 238
-------------------------------------------------------------------------
Offset:              1.980ns (Levels of Logic = 6)
  Source:            system/sram2_if/sramInterface/control_process.dataToSram (FF)
  Destination:       sram2_data<35> (PAD)
  Source Clock:      clk125_2_p rising 0.3X

  Data Path: system/sram2_if/sramInterface/control_process.dataToSram to sram2_data<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.375   0.405  control_process.dataToSram (control_process.dataToSram)
     INV:I->O              1   0.086   0.491  control_process.dataToSram_inv1_INV_0 (TRISTATECTRL_O)
     end scope: 'system/sram2_if/sramInterface:TRISTATECTRL_O'
     end scope: 'system/sram2_if:SRAM_O_tristateCtrl'
     begin scope: 'system/buffers:SRAM2_I_tristateCtrl'
     LUT3:I1->O           36   0.068   0.552  Mmux_tristateCtrl<2>11 (tristateCtrl<2>)
     IOBUF:T->IO               0.003          sram1_sram2flash_dataIoBuf_generate[2].dataIoBuf_generate[0].dataIoBuf (SRAM2_DATA_IO<0>)
     end scope: 'system/buffers:SRAM2_DATA_IO<0>'
     end scope: 'system:sram2_data<0>'
    ----------------------------------------
    Total                      1.980ns (0.532ns logic, 1.448ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xpoint1_clk1_p'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.426ns (Levels of Logic = 3)
  Source:            system/cdce_synch/fsm_pwrdown (FF)
  Destination:       cdce_pwr_down (PAD)
  Source Clock:      xpoint1_clk1_p rising

  Data Path: system/cdce_synch/fsm_pwrdown to cdce_pwr_down
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.375   0.581  fsm_pwrdown (fsm_pwrdown)
     LUT3:I0->O            1   0.068   0.399  PWRDOWN_O1 (PWRDOWN_O)
     end scope: 'system/cdce_synch:PWRDOWN_O'
     end scope: 'system:cdce_pwr_down'
     OBUF:I->O                 0.003          cdce_pwr_down_OBUF (cdce_pwr_down)
    ----------------------------------------
    Total                      1.426ns (0.446ns logic, 0.980ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system/spi/reset_i_cpol_i_AND_187_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 3)
  Source:            system/spi/sck_LDC (LATCH)
  Destination:       cdce_spi_clk (PAD)
  Source Clock:      system/spi/reset_i_cpol_i_AND_187_o falling

  Data Path: system/spi/sck_LDC to cdce_spi_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.387   0.601  sck_LDC (sck_LDC)
     LUT3:I0->O            2   0.068   0.405  sck1 (sck_o)
     end scope: 'system/spi:sck_o'
     end scope: 'system:cdce_spi_clk'
     OBUF:I->O                 0.003          cdce_spi_clk_OBUF (cdce_spi_clk)
    ----------------------------------------
    Total                      1.464ns (0.458ns logic, 1.006ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk125_2_p
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                                                                                                                                     |    8.478|    5.408|    5.781|         |
system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1                                                                                                                 |    2.078|         |         |         |
system/spi/reset_i_cpol_i_AND_187_o                                                                                                                            |         |    1.124|         |         |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT  |    2.842|         |         |         |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT|    2.842|         |         |         |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                    |    2.211|         |         |         |
system/gbt_phase_monitoring/ttclk_pll/CLK_OUT1|    3.597|         |         |         |
usr/wb_miso_o[0]_wb_err                       |    0.871|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock system/spi/reset_i_cpol_i_AND_187_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_p     |         |         |    1.982|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                                                                                                                                     |    3.314|         |         |         |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT  |    3.183|         |         |         |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT|    1.450|         |         |         |
xpoint1_clk1_p                                                                                                                                                 |    1.940|         |         |         |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                                                                                                                                     |    3.314|         |         |         |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT  |    1.450|         |         |         |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT|    3.179|         |         |         |
xpoint1_clk1_p                                                                                                                                                 |    1.940|         |         |         |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk125_2_p                                                                                                                                                     |    2.514|         |         |         |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT  |    1.364|         |         |         |
usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/TXOUTCLK_OUT|    1.364|         |         |         |
xpoint1_clk1_p                                                                                                                                                 |    3.124|         |         |         |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 67.00 secs
Total CPU time to Xst completion: 67.55 secs
 
--> 

Total memory usage is 424000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1058 (   0 filtered)
Number of infos    :  484 (   0 filtered)

