# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 2 8 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
BLOCK 2 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
# CONTEXT CPU 3 2
UNBLOCK 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 4 3
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
CPU 4 4 3
CPU 5 0 0
CPU 5 5 1
CPU 5 2 2
CPU 5 4 3
# CONTEXT CPU 0 6
CPU 6 5 1
CPU 6 2 2
CPU 6 4 3
BLOCK 7 4
CPU 7 6 0
CPU 7 5 1
CPU 7 2 2
# CONTEXT CPU 3 7
BLOCK 8 2
UNBLOCK 8 4
CPU 8 6 0
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
CPU 8 7 3
BLOCK 9 7
UNBLOCK 9 2
CPU 9 6 0
CPU 9 8 1
CPU 9 9 2
# CONTEXT CPU 3 9
BLOCK 10 8
UNBLOCK 10 7
CPU 10 6 0
# CONTEXT CPU 1 10
CPU 10 9 2
CPU 10 10 3
UNBLOCK 11 8
CPU 11 6 0
CPU 11 11 1
CPU 11 9 2
CPU 11 10 3
BLOCK 12 11
BLOCK 12 10
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
# CONTEXT CPU 3 12
UNBLOCK 13 10
UNBLOCK 13 11
CPU 13 12 0
CPU 13 13 1
CPU 13 14 2
CPU 13 3 3
BLOCK 14 12
BLOCK 14 13
BLOCK 14 14
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
CPU 14 3 3
UNBLOCK 15 12
UNBLOCK 15 13
UNBLOCK 15 14
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
CPU 15 3 3
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
CPU 16 3 3
CPU 17 1 0
CPU 17 0 1
CPU 17 4 2
CPU 17 3 3
BLOCK 18 0
CPU 18 1 0
# CONTEXT CPU 1 18
CPU 18 4 2
# CONTEXT CPU 3 18
UNBLOCK 19 0
CPU 19 1 0
CPU 19 5 1
CPU 19 4 2
# CONTEXT CPU 3 19
BLOCK 20 5
CPU 20 1 0
# CONTEXT CPU 1 20
CPU 20 4 2
# CONTEXT CPU 3 20
BLOCK 21 1
UNBLOCK 21 5
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
CPU 21 4 2
CPU 21 2 3
EXIT 22 4 2
UNBLOCK 22 1
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
CPU 22 2 3
EXIT 23 2 3
# CONTEXT CPU 0 23
CPU 23 7 1
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
CPU 24 8 0
CPU 24 7 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
CPU 25 8 0
CPU 25 7 1
CPU 25 6 2
# CONTEXT CPU 3 25
BLOCK 26 6
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
CPU 26 9 3
UNBLOCK 27 6
# CONTEXT CPU 0 27
CPU 27 11 1
# CONTEXT CPU 2 27
CPU 27 9 3
BLOCK 28 9
# CONTEXT CPU 0 28
CPU 28 11 1
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
BLOCK 29 11
UNBLOCK 29 9
CPU 29 10 0
# CONTEXT CPU 1 29
CPU 29 12 2
# CONTEXT CPU 3 29
BLOCK 30 10
BLOCK 30 12
UNBLOCK 30 11
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 10
UNBLOCK 31 12
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31 13 3
# CONTEXT CPU 0 32
CPU 32 14 1
# CONTEXT CPU 2 32
CPU 32 13 3
BLOCK 33 14
CPU 33 3 0
# CONTEXT CPU 1 33
CPU 33 0 2
CPU 33 13 3
UNBLOCK 34 14
CPU 34 3 0
CPU 34 5 1
CPU 34 0 2
CPU 34 13 3
BLOCK 35 13
CPU 35 3 0
CPU 35 5 1
CPU 35 0 2
# CONTEXT CPU 3 35
EXIT 36 3 0
EXIT 36 0 2
UNBLOCK 36 13
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
CPU 37 8 0
CPU 37 7 1
CPU 37 6 2
# CONTEXT CPU 3 37
BLOCK 38 8
# CONTEXT CPU 0 38
CPU 38 7 1
CPU 38 6 2
CPU 38 1 3
UNBLOCK 39 8
# CONTEXT CPU 0 39
CPU 39 7 1
CPU 39 6 2
CPU 39 1 3
EXIT 40 6 2
EXIT 40 1 3
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
# CONTEXT CPU 3 40
CPU 41 9 0
CPU 41 11 1
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
BLOCK 42 9
# CONTEXT CPU 0 42
CPU 42 11 1
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
UNBLOCK 43 9
# CONTEXT CPU 0 43
CPU 43 11 1
CPU 43 10 2
CPU 43 12 3
BLOCK 44 12
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 10 2
# CONTEXT CPU 3 44
UNBLOCK 45 12
CPU 45 14 0
# CONTEXT CPU 1 45
CPU 45 10 2
# CONTEXT CPU 3 45
BLOCK 46 14
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 10 2
# CONTEXT CPU 3 46
UNBLOCK 47 14
CPU 47 8 0
CPU 47 13 1
CPU 47 10 2
CPU 47 5 3
BLOCK 48 13
CPU 48 8 0
# CONTEXT CPU 1 48
CPU 48 10 2
CPU 48 5 3
EXIT 49 10 2
UNBLOCK 49 13
CPU 49 8 0
CPU 49 7 1
# CONTEXT CPU 2 49
CPU 49 5 3
EXIT 50 5 3
CPU 50 8 0
CPU 50 7 1
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
EXIT 51 7 1
CPU 51 8 0
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
EXIT 52 8 0
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52 9 2
# CONTEXT CPU 3 52
CPU 53 14 0
# CONTEXT CPU 1 53
CPU 53 9 2
CPU 53 11 3
BLOCK 54 14
# CONTEXT CPU 0 54
CPU 54 12 1
CPU 54 9 2
CPU 54 11 3
BLOCK 55 12
EXIT 55 9 2
UNBLOCK 55 14
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55 -1 2
CPU 55 11 3
EXIT 56 11 3
UNBLOCK 56 12
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 -1 3
CPU 57 13 0
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 57 -1 3
CPU 58 13 0
CPU 58 14 1
# CONTEXT CPU 2 58
CPU 58 -1 3
BLOCK 59 13
BLOCK 59 14
CPU 59 -1 0
CPU 59 -1 1
CPU 59 12 2
CPU 59 -1 3
UNBLOCK 60 13
UNBLOCK 60 14
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
CPU 60 12 2
CPU 60 -1 3
CPU 61 13 0
CPU 61 14 1
CPU 61 12 2
CPU 61 -1 3
EXIT 62 13 0
BLOCK 62 14
CPU 62 -1 0
CPU 62 -1 1
CPU 62 12 2
CPU 62 -1 3
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 12 2
CPU 63 -1 3
EXIT 64 12 2
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 66 14 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
EXIT 73 14 0
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
