{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653235560677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653235560677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 00:06:00 2022 " "Processing started: Mon May 23 00:06:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653235560677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235560677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235560677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653235561047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653235561047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_Elf X_Elf Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"x_Elf\" differs only in case from object \"X_Elf\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235566902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_Elf Y_Elf Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"y_Elf\" differs only in case from object \"Y_Elf\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235566902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_Boss X_Boss Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"x_Boss\" differs only in case from object \"X_Boss\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235566902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_Boss Y_Boss Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"y_Boss\" differs only in case from object \"Y_Boss\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235566902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_Cus X_Cus Game.v(51) " "Verilog HDL Declaration information at Game.v(51): object \"x_Cus\" differs only in case from object \"X_Cus\" in the same scope" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653235566902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 1 1 " "Found 1 design units, including 1 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653235566903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file game_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_tb " "Found entity 1: Game_tb" {  } { { "Game_tb.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653235566904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653235566932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(17) " "Verilog HDL assignment warning at Game.v(17): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235566934 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(35) " "Verilog HDL assignment warning at Game.v(35): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235566934 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(38) " "Verilog HDL assignment warning at Game.v(38): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235566934 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(58) " "Verilog HDL assignment warning at Game.v(58): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235566934 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(59) " "Verilog HDL assignment warning at Game.v(59): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235566934 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(63) " "Verilog HDL assignment warning at Game.v(63): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235566934 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(64) " "Verilog HDL assignment warning at Game.v(64): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(69) " "Verilog HDL assignment warning at Game.v(69): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(70) " "Verilog HDL assignment warning at Game.v(70): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Elf Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"X_Elf\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Elf Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"Y_Elf\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Boss Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"X_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Boss Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"Y_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Boss Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"Z_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Cus Game.v(57) " "Verilog HDL Always Construct warning at Game.v(57): inferring latch(es) for variable \"X_Cus\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[0\] Game.v(85) " "Inferred latch for \"X_Cus\[0\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[1\] Game.v(85) " "Inferred latch for \"X_Cus\[1\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[2\] Game.v(85) " "Inferred latch for \"X_Cus\[2\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[3\] Game.v(85) " "Inferred latch for \"X_Cus\[3\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[4\] Game.v(85) " "Inferred latch for \"X_Cus\[4\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[5\] Game.v(85) " "Inferred latch for \"X_Cus\[5\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[6\] Game.v(85) " "Inferred latch for \"X_Cus\[6\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[7\] Game.v(85) " "Inferred latch for \"X_Cus\[7\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[8\] Game.v(85) " "Inferred latch for \"X_Cus\[8\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[9\] Game.v(85) " "Inferred latch for \"X_Cus\[9\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[10\] Game.v(85) " "Inferred latch for \"X_Cus\[10\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[11\] Game.v(85) " "Inferred latch for \"X_Cus\[11\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[12\] Game.v(85) " "Inferred latch for \"X_Cus\[12\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[13\] Game.v(85) " "Inferred latch for \"X_Cus\[13\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[14\] Game.v(85) " "Inferred latch for \"X_Cus\[14\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Cus\[15\] Game.v(85) " "Inferred latch for \"X_Cus\[15\]\" at Game.v(85)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[0\] Game.v(80) " "Inferred latch for \"Z_Boss\[0\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[1\] Game.v(80) " "Inferred latch for \"Z_Boss\[1\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[2\] Game.v(80) " "Inferred latch for \"Z_Boss\[2\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[3\] Game.v(80) " "Inferred latch for \"Z_Boss\[3\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[4\] Game.v(80) " "Inferred latch for \"Z_Boss\[4\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[5\] Game.v(80) " "Inferred latch for \"Z_Boss\[5\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[6\] Game.v(80) " "Inferred latch for \"Z_Boss\[6\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[7\] Game.v(80) " "Inferred latch for \"Z_Boss\[7\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[8\] Game.v(80) " "Inferred latch for \"Z_Boss\[8\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[9\] Game.v(80) " "Inferred latch for \"Z_Boss\[9\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[10\] Game.v(80) " "Inferred latch for \"Z_Boss\[10\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[11\] Game.v(80) " "Inferred latch for \"Z_Boss\[11\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[12\] Game.v(80) " "Inferred latch for \"Z_Boss\[12\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[13\] Game.v(80) " "Inferred latch for \"Z_Boss\[13\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566935 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[14\] Game.v(80) " "Inferred latch for \"Z_Boss\[14\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[15\] Game.v(80) " "Inferred latch for \"Z_Boss\[15\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[0\] Game.v(80) " "Inferred latch for \"Y_Boss\[0\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[1\] Game.v(80) " "Inferred latch for \"Y_Boss\[1\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[2\] Game.v(80) " "Inferred latch for \"Y_Boss\[2\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[3\] Game.v(80) " "Inferred latch for \"Y_Boss\[3\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[4\] Game.v(80) " "Inferred latch for \"Y_Boss\[4\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[5\] Game.v(80) " "Inferred latch for \"Y_Boss\[5\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[6\] Game.v(80) " "Inferred latch for \"Y_Boss\[6\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[7\] Game.v(80) " "Inferred latch for \"Y_Boss\[7\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[8\] Game.v(80) " "Inferred latch for \"Y_Boss\[8\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[9\] Game.v(80) " "Inferred latch for \"Y_Boss\[9\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[10\] Game.v(80) " "Inferred latch for \"Y_Boss\[10\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[11\] Game.v(80) " "Inferred latch for \"Y_Boss\[11\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[12\] Game.v(80) " "Inferred latch for \"Y_Boss\[12\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[0\] Game.v(80) " "Inferred latch for \"X_Boss\[0\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[1\] Game.v(80) " "Inferred latch for \"X_Boss\[1\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[2\] Game.v(80) " "Inferred latch for \"X_Boss\[2\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[3\] Game.v(80) " "Inferred latch for \"X_Boss\[3\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[4\] Game.v(80) " "Inferred latch for \"X_Boss\[4\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[5\] Game.v(80) " "Inferred latch for \"X_Boss\[5\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[6\] Game.v(80) " "Inferred latch for \"X_Boss\[6\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[7\] Game.v(80) " "Inferred latch for \"X_Boss\[7\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[8\] Game.v(80) " "Inferred latch for \"X_Boss\[8\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[9\] Game.v(80) " "Inferred latch for \"X_Boss\[9\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[10\] Game.v(80) " "Inferred latch for \"X_Boss\[10\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[11\] Game.v(80) " "Inferred latch for \"X_Boss\[11\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[12\] Game.v(80) " "Inferred latch for \"X_Boss\[12\]\" at Game.v(80)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[0\] Game.v(76) " "Inferred latch for \"Y_Elf\[0\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[1\] Game.v(76) " "Inferred latch for \"Y_Elf\[1\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[2\] Game.v(76) " "Inferred latch for \"Y_Elf\[2\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[3\] Game.v(76) " "Inferred latch for \"Y_Elf\[3\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[4\] Game.v(76) " "Inferred latch for \"Y_Elf\[4\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[5\] Game.v(76) " "Inferred latch for \"Y_Elf\[5\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[6\] Game.v(76) " "Inferred latch for \"Y_Elf\[6\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[7\] Game.v(76) " "Inferred latch for \"Y_Elf\[7\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[8\] Game.v(76) " "Inferred latch for \"Y_Elf\[8\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[9\] Game.v(76) " "Inferred latch for \"Y_Elf\[9\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[10\] Game.v(76) " "Inferred latch for \"Y_Elf\[10\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[11\] Game.v(76) " "Inferred latch for \"Y_Elf\[11\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[0\] Game.v(76) " "Inferred latch for \"X_Elf\[0\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[1\] Game.v(76) " "Inferred latch for \"X_Elf\[1\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[2\] Game.v(76) " "Inferred latch for \"X_Elf\[2\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[3\] Game.v(76) " "Inferred latch for \"X_Elf\[3\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[4\] Game.v(76) " "Inferred latch for \"X_Elf\[4\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566936 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[5\] Game.v(76) " "Inferred latch for \"X_Elf\[5\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[6\] Game.v(76) " "Inferred latch for \"X_Elf\[6\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[7\] Game.v(76) " "Inferred latch for \"X_Elf\[7\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[8\] Game.v(76) " "Inferred latch for \"X_Elf\[8\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[9\] Game.v(76) " "Inferred latch for \"X_Elf\[9\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[10\] Game.v(76) " "Inferred latch for \"X_Elf\[10\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[11\] Game.v(76) " "Inferred latch for \"X_Elf\[11\]\" at Game.v(76)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[0\] Game.v(57) " "Inferred latch for \"y_Cus\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[1\] Game.v(57) " "Inferred latch for \"y_Cus\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[2\] Game.v(57) " "Inferred latch for \"y_Cus\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[3\] Game.v(57) " "Inferred latch for \"y_Cus\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[4\] Game.v(57) " "Inferred latch for \"y_Cus\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[5\] Game.v(57) " "Inferred latch for \"y_Cus\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[6\] Game.v(57) " "Inferred latch for \"y_Cus\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[7\] Game.v(57) " "Inferred latch for \"y_Cus\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[8\] Game.v(57) " "Inferred latch for \"y_Cus\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Cus\[9\] Game.v(57) " "Inferred latch for \"y_Cus\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[0\] Game.v(57) " "Inferred latch for \"x_Cus\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[1\] Game.v(57) " "Inferred latch for \"x_Cus\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[2\] Game.v(57) " "Inferred latch for \"x_Cus\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[3\] Game.v(57) " "Inferred latch for \"x_Cus\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[4\] Game.v(57) " "Inferred latch for \"x_Cus\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[5\] Game.v(57) " "Inferred latch for \"x_Cus\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[6\] Game.v(57) " "Inferred latch for \"x_Cus\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[7\] Game.v(57) " "Inferred latch for \"x_Cus\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[8\] Game.v(57) " "Inferred latch for \"x_Cus\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Cus\[9\] Game.v(57) " "Inferred latch for \"x_Cus\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[0\] Game.v(57) " "Inferred latch for \"y_Boss\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[1\] Game.v(57) " "Inferred latch for \"y_Boss\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[2\] Game.v(57) " "Inferred latch for \"y_Boss\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[3\] Game.v(57) " "Inferred latch for \"y_Boss\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[4\] Game.v(57) " "Inferred latch for \"y_Boss\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[5\] Game.v(57) " "Inferred latch for \"y_Boss\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[6\] Game.v(57) " "Inferred latch for \"y_Boss\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[7\] Game.v(57) " "Inferred latch for \"y_Boss\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[8\] Game.v(57) " "Inferred latch for \"y_Boss\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[9\] Game.v(57) " "Inferred latch for \"y_Boss\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[0\] Game.v(57) " "Inferred latch for \"x_Boss\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[1\] Game.v(57) " "Inferred latch for \"x_Boss\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[2\] Game.v(57) " "Inferred latch for \"x_Boss\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[3\] Game.v(57) " "Inferred latch for \"x_Boss\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[4\] Game.v(57) " "Inferred latch for \"x_Boss\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[5\] Game.v(57) " "Inferred latch for \"x_Boss\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[6\] Game.v(57) " "Inferred latch for \"x_Boss\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566937 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[7\] Game.v(57) " "Inferred latch for \"x_Boss\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[8\] Game.v(57) " "Inferred latch for \"x_Boss\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[9\] Game.v(57) " "Inferred latch for \"x_Boss\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[0\] Game.v(57) " "Inferred latch for \"y_Elf\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[1\] Game.v(57) " "Inferred latch for \"y_Elf\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[2\] Game.v(57) " "Inferred latch for \"y_Elf\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[3\] Game.v(57) " "Inferred latch for \"y_Elf\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[4\] Game.v(57) " "Inferred latch for \"y_Elf\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[5\] Game.v(57) " "Inferred latch for \"y_Elf\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[6\] Game.v(57) " "Inferred latch for \"y_Elf\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[7\] Game.v(57) " "Inferred latch for \"y_Elf\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[8\] Game.v(57) " "Inferred latch for \"y_Elf\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[9\] Game.v(57) " "Inferred latch for \"y_Elf\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[0\] Game.v(57) " "Inferred latch for \"x_Elf\[0\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[1\] Game.v(57) " "Inferred latch for \"x_Elf\[1\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[2\] Game.v(57) " "Inferred latch for \"x_Elf\[2\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[3\] Game.v(57) " "Inferred latch for \"x_Elf\[3\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[4\] Game.v(57) " "Inferred latch for \"x_Elf\[4\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[5\] Game.v(57) " "Inferred latch for \"x_Elf\[5\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[6\] Game.v(57) " "Inferred latch for \"x_Elf\[6\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[7\] Game.v(57) " "Inferred latch for \"x_Elf\[7\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[8\] Game.v(57) " "Inferred latch for \"x_Elf\[8\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[9\] Game.v(57) " "Inferred latch for \"x_Elf\[9\]\" at Game.v(57)" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235566938 "|Game"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Game.v" "Div0" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653235567225 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "Game.v" "Div5" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653235567225 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Game.v" "Div2" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653235567225 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "Game.v" "Div4" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653235567225 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653235567225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653235567259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653235567259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653235567259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653235567259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653235567259 ""}  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653235567259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/FPGA/0516_Hw/Hw/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653235567297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235567297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/FPGA/0516_Hw/Hw/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653235567308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235567308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/FPGA/0516_Hw/Hw/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653235567336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235567336 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Game.v" "" { Text "C:/FPGA/0516_Hw/Hw/Game.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653235567696 "|Game|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653235567696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653235567767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0516_Hw/Hw/output_files/Game.map.smsg " "Generated suppressed messages file C:/FPGA/0516_Hw/Hw/output_files/Game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235568045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653235568123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653235568123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "607 " "Implemented 607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653235568166 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653235568166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "577 " "Implemented 577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653235568166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653235568166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653235568180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 00:06:08 2022 " "Processing ended: Mon May 23 00:06:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653235568180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653235568180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653235568180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653235568180 ""}
