

================================================================
== Vitis HLS Report for 'pooling_2_1'
================================================================
* Date:           Wed May 14 20:37:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_30_1   |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_31_2  |        ?|        ?|        14|          -|          -|      ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.56>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width"   --->   Operation 18 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_height"   --->   Operation 19 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 20 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i32 %img_width_read"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [HLSEindoefening/hls_process_images.c:29]   --->   Operation 23 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%sub = add i32 %img_height_read, i32 4294967295"   --->   Operation 24 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%sub2 = add i32 %img_width_read, i32 4294967295"   --->   Operation 25 'add' 'sub2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_width_read, i32 31"   --->   Operation 26 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.22ns)   --->   "%p_neg = sub i21 0, i21 %empty"   --->   Operation 27 'sub' 'p_neg' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_lshr_cast = partselect i20 @_ssdm_op_PartSelect.i20.i21.i32.i32, i21 %p_neg, i32 1, i32 20"   --->   Operation 28 'partselect' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.19ns)   --->   "%p_neg_t = sub i20 0, i20 %p_lshr_cast"   --->   Operation 29 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %img_width_read, i32 1, i32 20"   --->   Operation 30 'partselect' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%div133 = select i1 %tmp_1, i20 %p_neg_t, i20 %p_lshr_f_cast"   --->   Operation 31 'select' 'div133' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_sgt  i32 %sub, i32 0" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 32 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.end142, void %VITIS_LOOP_31_2.lr.ph" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 33 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 34 'alloca' 'y' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 35 'alloca' 'indvar' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i32 %sub2" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 36 'sext' 'sext_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %sub" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 37 'trunc' 'trunc_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i32 %img_width_read" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 38 'sext' 'sext_ln30_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.52ns)   --->   "%add_ln30 = add i31 %trunc_ln30, i31 2147483647" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 39 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln30, i32 1, i32 30" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 40 'partselect' 'lshr_ln' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i30 %lshr_ln" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 41 'zext' 'zext_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.49ns)   --->   "%add_ln30_1 = add i31 %zext_ln30, i31 1" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 42 'add' 'add_ln30_1' <Predicate = (icmp_ln30)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%img_width_cast1 = sext i32 %img_width_read"   --->   Operation 43 'sext' 'img_width_cast1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %indvar"   --->   Operation 44 'store' 'store_ln0' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %y" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 45 'store' 'store_ln30' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_2" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 46 'br' 'br_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_load = load i31 %indvar"   --->   Operation 47 'load' 'indvar_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.52ns)   --->   "%icmp_ln30_1 = icmp_eq  i31 %indvar_load, i31 %add_ln30_1" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 48 'icmp' 'icmp_ln30_1' <Predicate = (icmp_ln30)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 49 'speclooptripcount' 'empty_37' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.52ns)   --->   "%add_ln30_3 = add i31 %indvar_load, i31 1" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 50 'add' 'add_ln30_3' <Predicate = (icmp_ln30)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_1, void %VITIS_LOOP_31_2.split, void %for.end142.loopexit" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 51 'br' 'br_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty_38 = trunc i31 %indvar_load"   --->   Operation 52 'trunc' 'empty_38' <Predicate = (icmp_ln30 & !icmp_ln30_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_cast_cast = zext i30 %empty_38"   --->   Operation 53 'zext' 'indvar_cast_cast' <Predicate = (icmp_ln30 & !icmp_ln30_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (8.51ns)   --->   "%empty_39 = mul i62 %img_width_cast1, i62 %indvar_cast_cast"   --->   Operation 54 'mul' 'empty_39' <Predicate = (icmp_ln30 & !icmp_ln30_1)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end142"   --->   Operation 55 'br' 'br_ln0' <Predicate = (icmp_ln30 & icmp_ln30_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [HLSEindoefening/hls_process_images.c:49]   --->   Operation 56 'ret' 'ret_ln49' <Predicate = (icmp_ln30_1) | (!icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.86>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%y_load_1 = load i32 %y"   --->   Operation 57 'load' 'y_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 58 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i62.i1, i62 %empty_39, i1 0"   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_cast = sext i63 %tmp"   --->   Operation 60 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %y_load_1, i32 1, i32 20"   --->   Operation 61 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (5.86ns)   --->   "%empty_40 = mul i20 %p_cast2, i20 %div133"   --->   Operation 62 'mul' 'empty_40' <Predicate = true> <Delay = 5.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (3.52ns)   --->   "%add_ln32 = add i64 %tmp_cast, i64 %input_read" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 63 'add' 'add_ln32' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln31 = br void %for.body5" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 64 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%x = phi i32 0, void %VITIS_LOOP_31_2.split, i32 %add_ln31, void %for.body5.split" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 65 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i32 %x" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 66 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%icmp_ln31 = icmp_slt  i33 %zext_ln31_1, i33 %sext_ln30" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 67 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc140.loopexit, void %for.body5.split" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 68 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %x" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 69 'zext' 'zext_ln31' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln32_1 = add i33 %sext_ln30_1, i33 %zext_ln31_1" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 70 'add' 'add_ln32_1' <Predicate = (icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i33 %add_ln32_1" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 71 'sext' 'sext_ln32' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.52ns)   --->   "%add_ln32_2 = add i64 %sext_ln32, i64 %add_ln32" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 72 'add' 'add_ln32_2' <Predicate = (icmp_ln31)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_4 = add i64 %zext_ln31, i64 %input_read" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 73 'add' 'add_ln32_4' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln32_3 = add i64 %add_ln32_4, i64 %tmp_cast" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 74 'add' 'add_ln32_3' <Predicate = (icmp_ln31)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln32_3" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 75 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln32_2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 76 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %x, i32 1, i32 20" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 77 'partselect' 'trunc_ln1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.19ns)   --->   "%add_ln46 = add i20 %trunc_ln1, i20 %empty_40" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 78 'add' 'add_ln46' <Predicate = (icmp_ln31)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln31 = add i32 %x, i32 2" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 79 'add' 'add_ln31' <Predicate = (icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 80 'load' 'y_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln30_2 = add i32 %y_load, i32 2" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 81 'add' 'add_ln30_2' <Predicate = (!icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln30 = store i31 %add_ln30_3, i31 %indvar" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 82 'store' 'store_ln30' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 %add_ln30_2, i32 %y" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 83 'store' 'store_ln30' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_2" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 84 'br' 'br_ln30' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.76>
ST_5 : Operation 85 [8/8] (8.76ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 85 'readreq' 'empty_41' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.76>
ST_6 : Operation 86 [7/8] (8.76ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 86 'readreq' 'empty_41' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [8/8] (8.76ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 87 'readreq' 'empty_42' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.76>
ST_7 : Operation 88 [6/8] (8.76ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 88 'readreq' 'empty_41' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 89 [7/8] (8.76ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 89 'readreq' 'empty_42' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.76>
ST_8 : Operation 90 [5/8] (8.76ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 90 'readreq' 'empty_41' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 91 [6/8] (8.76ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 91 'readreq' 'empty_42' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.76>
ST_9 : Operation 92 [4/8] (8.76ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 92 'readreq' 'empty_41' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 93 [5/8] (8.76ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 93 'readreq' 'empty_42' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.76>
ST_10 : Operation 94 [3/8] (8.76ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 94 'readreq' 'empty_41' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 95 [4/8] (8.76ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 95 'readreq' 'empty_42' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.76>
ST_11 : Operation 96 [2/8] (8.76ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 96 'readreq' 'empty_41' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 97 [3/8] (8.76ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 97 'readreq' 'empty_42' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.76>
ST_12 : Operation 98 [1/8] (8.76ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 98 'readreq' 'empty_41' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 99 [2/8] (8.76ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 99 'readreq' 'empty_42' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.76>
ST_13 : Operation 100 [1/1] (8.76ns)   --->   "%pool_val = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 100 'read' 'pool_val' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 101 [1/8] (8.76ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 101 'readreq' 'empty_42' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.76>
ST_14 : Operation 102 [1/1] (8.76ns)   --->   "%gmem_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 102 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.76>
ST_15 : Operation 103 [1/1] (8.76ns)   --->   "%pool_val_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 103 'read' 'pool_val_2' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 104 [1/1] (1.91ns)   --->   "%icmp_ln38 = icmp_ult  i8 %gmem_addr_read_1, i8 %pool_val" [HLSEindoefening/hls_process_images.c:38]   --->   Operation 104 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (1.24ns)   --->   "%pool_val_1 = select i1 %icmp_ln38, i8 %gmem_addr_read_1, i8 %pool_val" [HLSEindoefening/hls_process_images.c:38]   --->   Operation 105 'select' 'pool_val_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.76>
ST_16 : Operation 106 [1/1] (8.76ns)   --->   "%gmem_addr_1_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 106 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 107 [1/1] (1.91ns)   --->   "%icmp_ln39 = icmp_ult  i8 %pool_val_2, i8 %pool_val_1" [HLSEindoefening/hls_process_images.c:39]   --->   Operation 107 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (1.24ns)   --->   "%pool_val_3 = select i1 %icmp_ln39, i8 %pool_val_2, i8 %pool_val_1" [HLSEindoefening/hls_process_images.c:39]   --->   Operation 108 'select' 'pool_val_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 109 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (1.91ns)   --->   "%icmp_ln40 = icmp_ult  i8 %gmem_addr_1_read_1, i8 %pool_val_3" [HLSEindoefening/hls_process_images.c:40]   --->   Operation 110 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (1.24ns)   --->   "%pool_val_4 = select i1 %icmp_ln40, i8 %gmem_addr_1_read_1, i8 %pool_val_3" [HLSEindoefening/hls_process_images.c:40]   --->   Operation 111 'select' 'pool_val_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i20 %add_ln46" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 112 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln46" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 113 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln46 = store i8 %pool_val_4, i20 %output_addr" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 114 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1048576> <RAM>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body5" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 115 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 7.567ns
The critical path consists of the following:
	wire read operation ('img_height_read') on port 'img_height' [7]  (0.000 ns)
	'add' operation 32 bit ('sub') [12]  (2.552 ns)
	'add' operation 31 bit ('add_ln30', HLSEindoefening/hls_process_images.c:30) [28]  (2.522 ns)
	'add' operation 31 bit ('add_ln30_1', HLSEindoefening/hls_process_images.c:30) [31]  (2.493 ns)

 <State 2>: 8.510ns
The critical path consists of the following:
	'load' operation 31 bit ('indvar_load') on local variable 'indvar' [37]  (0.000 ns)
	'mul' operation 62 bit ('empty_39') [47]  (8.510 ns)

 <State 3>: 5.860ns
The critical path consists of the following:
	'load' operation 32 bit ('y_load_1') on local variable 'y', HLSEindoefening/hls_process_images.c:30 [43]  (0.000 ns)
	'mul' operation 20 bit ('empty_40') [51]  (5.860 ns)

 <State 4>: 6.072ns
The critical path consists of the following:
	'phi' operation 32 bit ('x', HLSEindoefening/hls_process_images.c:31) with incoming values : ('add_ln31', HLSEindoefening/hls_process_images.c:31) [55]  (0.000 ns)
	'add' operation 33 bit ('add_ln32_1', HLSEindoefening/hls_process_images.c:32) [62]  (2.552 ns)
	'add' operation 64 bit ('add_ln32_2', HLSEindoefening/hls_process_images.c:32) [64]  (3.520 ns)

 <State 5>: 8.760ns
The critical path consists of the following:
	bus request operation ('empty_41', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [68]  (8.760 ns)

 <State 6>: 8.760ns
The critical path consists of the following:
	bus request operation ('empty_41', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [68]  (8.760 ns)

 <State 7>: 8.760ns
The critical path consists of the following:
	bus request operation ('empty_41', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [68]  (8.760 ns)

 <State 8>: 8.760ns
The critical path consists of the following:
	bus request operation ('empty_41', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [68]  (8.760 ns)

 <State 9>: 8.760ns
The critical path consists of the following:
	bus request operation ('empty_41', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [68]  (8.760 ns)

 <State 10>: 8.760ns
The critical path consists of the following:
	bus request operation ('empty_41', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [68]  (8.760 ns)

 <State 11>: 8.760ns
The critical path consists of the following:
	bus request operation ('empty_41', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [68]  (8.760 ns)

 <State 12>: 8.760ns
The critical path consists of the following:
	bus request operation ('empty_41', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [68]  (8.760 ns)

 <State 13>: 8.760ns
The critical path consists of the following:
	bus read operation ('pool_val', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [69]  (8.760 ns)

 <State 14>: 8.760ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', HLSEindoefening/hls_process_images.c:32) on port 'gmem' (HLSEindoefening/hls_process_images.c:32) [70]  (8.760 ns)

 <State 15>: 8.760ns
The critical path consists of the following:
	bus read operation ('pool_val', HLSEindoefening/hls_process_images.c:43) on port 'gmem' (HLSEindoefening/hls_process_images.c:43) [73]  (8.760 ns)

 <State 16>: 8.760ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', HLSEindoefening/hls_process_images.c:43) on port 'gmem' (HLSEindoefening/hls_process_images.c:43) [74]  (8.760 ns)

 <State 17>: 6.417ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln40', HLSEindoefening/hls_process_images.c:40) [79]  (1.915 ns)
	'select' operation 8 bit ('pool_val', HLSEindoefening/hls_process_images.c:40) [80]  (1.248 ns)
	'store' operation 0 bit ('store_ln46', HLSEindoefening/hls_process_images.c:46) of variable 'pool_val', HLSEindoefening/hls_process_images.c:40 on array 'output_r' [85]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
