Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Oct 30 17:00:34 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/DCT_timing_routed.rpt
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                28447        0.031        0.000                      0                28447        3.750        0.000                       0                 14394  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.284        0.000                      0                28447        0.031        0.000                      0                28447        3.750        0.000                       0                 14394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 2.099ns (21.743%)  route 7.554ns (78.257%))
  Logic Levels:           9  (LUT2=2 LUT4=3 LUT6=2 RAMD32=1 SRL16E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14407, unset)        1.715     1.715    opt_type_02_loc_loc_loc_channe_U/ap_clk
    SLICE_X55Y20         FDSE                                         r  opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDSE (Prop_fdse_C_Q)         0.456     2.171 r  opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[0]/Q
                         net (fo=6, routed)           0.449     2.620    opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[0]
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     2.744 r  opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, routed)          1.216     3.960    opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
    SLICE_X50Y18         SRL16E (Prop_srl16e_A0_Q)    0.157     4.117 f  opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][15]_srl3/Q
                         net (fo=1, routed)           0.723     4.841    opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[15]
    SLICE_X52Y19         LUT6 (Prop_lut6_I3_O)        0.355     5.196 f  opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_22__1/O
                         net (fo=2, routed)           0.731     5.927    opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_22__1_n_2
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.051 f  opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_55/O
                         net (fo=5, routed)           0.612     6.663    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/opt_type_02_loc_loc_loc0_fu_30_reg[12]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.787 r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/q0[31]_i_4__1/O
                         net (fo=31, routed)          0.262     7.050    DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ap_CS_fsm_reg[6]
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124     7.174 f  DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/q0[31]_i_5/O
                         net (fo=95, routed)          0.704     7.878    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/ap_CS_fsm_reg[1]_1
    SLICE_X59Y27         LUT2 (Prop_lut2_I1_O)        0.124     8.002 r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/ram_reg_0_7_16_16_i_1/O
                         net (fo=384, routed)         1.688     9.690    DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_25_25/A0
    SLICE_X46Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     9.846 r  DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_25_25/SP/O
                         net (fo=1, routed)           1.167    11.013    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/q00[25]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.355    11.368 r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_Block_proc1_temp_0_ram_U/q0[25]_i_1/O
                         net (fo=1, routed)           0.000    11.368    DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/D[25]
    SLICE_X61Y23         FDRE                                         r  DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14407, unset)        1.541    11.541    DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ap_clk
    SLICE_X61Y23         FDRE                                         r  DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[25]/C
                         clock pessimism              0.115    11.656    
                         clock uncertainty           -0.035    11.621    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.032    11.653    DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/q0_reg[25]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  0.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_0_1_reg_583_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram/SRL_SIG_reg[2][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.299%)  route 0.294ns (69.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14407, unset)        0.589     0.589    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X83Y48         FDRE                                         r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_0_1_reg_583_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_0_1_reg_583_reg[15]/Q
                         net (fo=1, routed)           0.294     1.011    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram/Q[15]
    SLICE_X82Y57         SRL16E                                       r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram/SRL_SIG_reg[2][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14407, unset)        0.851     0.851    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram/ap_clk
    SLICE_X82Y57         SRL16E                                       r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram/SRL_SIG_reg[2][15]_srl3/CLK
                         clock pessimism              0.000     0.851    
    SLICE_X82Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     0.980    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram/SRL_SIG_reg[2][15]_srl3
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y11  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29  DCT_Block_proc1_U0/temp_0_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_16_16/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y27  DCT_Block_proc1_U0/temp_3_U/DCT_Block_proc1_temp_0_ram_U/ram_reg_0_7_13_13/DP/CLK



