

================================================================
== Vitis HLS Report for 'BypassOptPlacement_Gen_Record'
================================================================
* Date:           Wed Jan  3 23:39:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.748 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                     |                                                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365                   |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1                   |        5|      204|  50.000 ns|  2.040 us|    5|  204|       no|
        |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373  |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402                   |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4                   |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420                   |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5                   |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     130|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        1|    -|     589|     787|    -|
|Memory           |        1|    -|      12|       4|    -|
|Multiplexer      |        -|    -|       -|     264|    -|
|Register         |        -|    -|     169|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        2|    0|     770|    1185|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                       Instance                                      |                                  Module                                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365                   |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1                   |        0|   0|   27|   61|    0|
    |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373  |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3  |        1|   0|   71|  234|    0|
    |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402                   |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4                   |        0|   0|  288|  304|    0|
    |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420                   |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5                   |        0|   0|  203|  188|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                |                                                                          |        1|   0|  589|  787|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |              Memory             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Tile2XY_0_U                      |BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R                               |        0|  4|   1|    0|    16|    2|     1|           32|
    |Tile2XY_1_U                      |BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R                               |        0|  4|   1|    0|    16|    2|     1|           32|
    |CGRA_NumTiles_shapes_values_U    |CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j  |        0|  4|   2|    0|    20|    4|     1|           80|
    |allocated_tiles_shapes_values_U  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg  |        1|  0|   0|    0|   320|    4|     1|         1280|
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                            |                                                                                  |        1| 12|   4|    0|   372|   12|     4|         1424|
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln186_fu_552_p2               |         +|   0|  0|   8|           8|           1|
    |add_ln192_fu_564_p2               |         +|   0|  0|   8|           8|           1|
    |add_ln268_fu_882_p2               |         +|   0|  0|   8|           8|           1|
    |sel_tmp25_cast_op_fu_796_p2       |         +|   0|  0|   6|           4|           2|
    |sel_tmp42_op_fu_817_p2            |         +|   0|  0|   6|           4|           3|
    |upperLimit_fu_580_p2              |         +|   0|  0|   8|           8|           8|
    |sub_ln192_fu_527_p2               |         -|   0|  0|   6|           6|           6|
    |and_ln149_1_fu_675_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln149_2_fu_681_p2             |       and|   0|  0|   2|           2|           2|
    |and_ln149_3_fu_695_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln149_4_fu_707_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln149_fu_657_p2               |       and|   0|  0|   1|           1|           1|
    |and_ln153_fu_669_p2               |       and|   0|  0|   1|           1|           1|
    |and_ln205_fu_495_p2               |       and|   0|  0|   1|           1|           1|
    |and_ln218_fu_508_p2               |       and|   0|  0|   1|           1|           1|
    |cmp28_fu_463_p2                   |      icmp|   0|  0|   1|           2|           2|
    |cmp77_fu_470_p2                   |      icmp|   0|  0|   1|           2|           2|
    |icmp_ln153_1_fu_701_p2            |      icmp|   0|  0|   1|           2|           1|
    |icmp_ln153_fu_645_p2              |      icmp|   0|  0|   1|           2|           1|
    |icmp_ln169_fu_639_p2              |      icmp|   0|  0|   1|           2|           1|
    |icmp_ln205_fu_483_p2              |      icmp|   0|  0|   1|           2|           2|
    |icmp_ln218_fu_477_p2              |      icmp|   0|  0|   1|           2|           2|
    |ap_block_state3_on_subcall_done   |        or|   0|  0|   1|           1|           1|
    |empty_fu_713_p2                   |        or|   0|  0|   1|           1|           1|
    |dirInIdx_fu_719_p3                |    select|   0|  0|   3|           1|           3|
    |sel_tmp29_op_cast_cast_fu_802_p3  |    select|   0|  0|   3|           1|           1|
    |sel_tmp44_op_fu_823_p3            |    select|   0|  0|   4|           1|           3|
    |sel_tmp48_op_fu_830_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln149_1_fu_757_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln149_2_fu_764_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln149_3_fu_771_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln149_4_fu_782_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln149_5_fu_789_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln149_fu_750_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln155_fu_733_p3            |    select|   0|  0|   4|           1|           2|
    |select_ln169_fu_726_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln244_fu_740_p3            |    select|   0|  0|   3|           1|           3|
    |sub173_fu_809_p3                  |    select|   0|  0|   4|           1|           4|
    |sub182_fu_837_p3                  |    select|   0|  0|   4|           1|           4|
    |sel_tmp1_fu_489_p2                |       xor|   0|  0|   2|           1|           2|
    |sel_tmp9_fu_502_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln148_fu_663_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln149_fu_651_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 130|          90|         101|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |IDX_pd_bypass_o                                |  13|          3|    8|         24|
    |IDX_pd_bypass_o_ap_vld                         |  13|          3|    1|          3|
    |allocated_tiles_shapes_values_address0         |  13|          3|    9|         27|
    |ap_NS_fsm                                      |  49|         12|    1|         12|
    |ap_phi_mux_retval_0_phi_fu_357_p4              |   9|          2|    1|          2|
    |ap_return                                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_pd_load                   |   9|          2|    4|          8|
    |bypassOptIdx_o                                 |   9|          2|    8|         16|
    |bypassOpt_wrAddr_o                             |   9|          2|    8|         16|
    |idx_pd_o                                       |   9|          2|    4|          8|
    |placement_dynamic_bypass_address0              |  13|          3|   14|         42|
    |placement_dynamic_bypass_ce0                   |  13|          3|    1|          3|
    |placement_dynamic_bypass_occupy_address0       |  17|          4|   15|         60|
    |placement_dynamic_bypass_occupy_ce0            |  13|          3|    1|          3|
    |placement_dynamic_bypass_occupy_ce1            |   9|          2|    1|          2|
    |placement_dynamic_dict_Opt2PC_keys_address0    |  13|          3|    7|         21|
    |placement_dynamic_dict_Opt2PC_keys_ce0         |  13|          3|    1|          3|
    |placement_dynamic_dict_Opt2PC_values_address0  |  13|          3|    7|         21|
    |xDiff_28_reg_344                               |   9|          2|    2|          4|
    |yDiff_210_reg_335                              |   9|          2|    2|          4|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 264|         61|   96|        281|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |CGRA_NumTiles_shapes_values_load_reg_1016                                                         |   4|   0|    4|          0|
    |Tile2XY_0_load_reg_996                                                                            |   2|   0|    2|          0|
    |Tile2XY_1_load_reg_1006                                                                           |   2|   0|    2|          0|
    |add_ln192_reg_1052                                                                                |   8|   0|    8|          0|
    |add_ln252_loc_fu_118                                                                              |  15|   0|   15|          0|
    |and_ln149_1_reg_1105                                                                              |   1|   0|    1|          0|
    |and_ln149_4_reg_1117                                                                              |   1|   0|    1|          0|
    |and_ln149_reg_1099                                                                                |   1|   0|    1|          0|
    |and_ln205_reg_1021                                                                                |   1|   0|    1|          0|
    |and_ln218_reg_1026                                                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                         |  11|   0|   11|          0|
    |ap_return_preg                                                                                    |   1|   0|    1|          0|
    |bypassOptIdx_load_reg_1045                                                                        |   8|   0|    8|          0|
    |bypassSrcOptIdx_loc_fu_146                                                                        |   7|   0|    7|          0|
    |cmp28_reg_1001                                                                                    |   1|   0|    1|          0|
    |cmp77_reg_1011                                                                                    |   1|   0|    1|          0|
    |empty_reg_1123                                                                                    |   1|   0|    1|          0|
    |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365_ap_start_reg                   |   1|   0|    1|          0|
    |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373_ap_start_reg  |   1|   0|    1|          0|
    |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402_ap_start_reg                   |   1|   0|    1|          0|
    |grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420_ap_start_reg                   |   1|   0|    1|          0|
    |i_50_loc_fu_134                                                                                   |   4|   0|    4|          0|
    |icmp_ln169_reg_1089                                                                               |   1|   0|    1|          0|
    |p_loc_fu_122                                                                                      |   8|   0|    8|          0|
    |retval_0_reg_353                                                                                  |   1|   0|    1|          0|
    |sub173_reg_1129                                                                                   |   4|   0|    4|          0|
    |sub182_reg_1134                                                                                   |   4|   0|    4|          0|
    |sub_ln192_reg_1031                                                                                |   6|   0|    6|          0|
    |targetBlock15_reg_1139                                                                            |   1|   0|    1|          0|
    |targetBlock_reg_1036                                                                              |   1|   0|    1|          0|
    |tileId_reg_1082                                                                                   |   4|   0|    4|          0|
    |tmp_37_reg_1111                                                                                   |   1|   0|    1|          0|
    |tmp_71_loc_fu_114                                                                                 |  15|   0|   15|          0|
    |tmp_71_reload_cast_reg_1146                                                                       |  15|   0|   64|         49|
    |tmp_73_loc_fu_110                                                                                 |  14|   0|   14|          0|
    |upperLimit_reg_1060                                                                               |   8|   0|    8|          0|
    |xDiff_28_reg_344                                                                                  |   2|   0|    2|          0|
    |xDiff_2_loc_fu_130                                                                                |   2|   0|    2|          0|
    |xDiff_2_phi_loc_fu_138                                                                            |   2|   0|    2|          0|
    |yDiff_210_reg_335                                                                                 |   2|   0|    2|          0|
    |yDiff_2_loc_fu_126                                                                                |   2|   0|    2|          0|
    |yDiff_2_phi_loc_fu_142                                                                            |   2|   0|    2|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                             | 169|   0|  218|         49|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|           BypassOptPlacement_Gen_Record|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|           BypassOptPlacement_Gen_Record|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|           BypassOptPlacement_Gen_Record|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|           BypassOptPlacement_Gen_Record|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|           BypassOptPlacement_Gen_Record|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|           BypassOptPlacement_Gen_Record|  return value|
|ap_return                                        |  out|    1|  ap_ctrl_hs|           BypassOptPlacement_Gen_Record|  return value|
|bypassOptIdx_i                                   |   in|    8|     ap_ovld|                            bypassOptIdx|       pointer|
|bypassOptIdx_o                                   |  out|    8|     ap_ovld|                            bypassOptIdx|       pointer|
|bypassOptIdx_o_ap_vld                            |  out|    1|     ap_ovld|                            bypassOptIdx|       pointer|
|bypassOpt                                        |  out|    8|      ap_vld|                               bypassOpt|       pointer|
|bypassOpt_ap_vld                                 |  out|    1|      ap_vld|                               bypassOpt|       pointer|
|bypassSrcOpt                                     |   in|    8|     ap_none|                            bypassSrcOpt|       pointer|
|placement_dynamic_dict_Opt2PC_keys_address0      |  out|    7|   ap_memory|      placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_ce0           |  out|    1|   ap_memory|      placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_we0           |  out|    1|   ap_memory|      placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_d0            |  out|    8|   ap_memory|      placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_q0            |   in|    8|   ap_memory|      placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_values_address0    |  out|    7|   ap_memory|    placement_dynamic_dict_Opt2PC_values|         array|
|placement_dynamic_dict_Opt2PC_values_ce0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2PC_values|         array|
|placement_dynamic_dict_Opt2PC_values_we0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2PC_values|         array|
|placement_dynamic_dict_Opt2PC_values_d0          |  out|    8|   ap_memory|    placement_dynamic_dict_Opt2PC_values|         array|
|placement_dynamic_dict_Opt2PC_values_q0          |   in|    8|   ap_memory|    placement_dynamic_dict_Opt2PC_values|         array|
|IDX_pd_bypass_i                                  |   in|    8|     ap_ovld|                           IDX_pd_bypass|       pointer|
|IDX_pd_bypass_o                                  |  out|    8|     ap_ovld|                           IDX_pd_bypass|       pointer|
|IDX_pd_bypass_o_ap_vld                           |  out|    1|     ap_ovld|                           IDX_pd_bypass|       pointer|
|DynamicPlacement_II                              |   in|    8|     ap_none|                     DynamicPlacement_II|       pointer|
|bypassSrcTile                                    |   in|    5|     ap_none|                           bypassSrcTile|       pointer|
|bypassTgtTile                                    |   in|    4|     ap_none|                           bypassTgtTile|       pointer|
|shape_idx                                        |   in|    5|     ap_none|                               shape_idx|       pointer|
|idx_pd_i                                         |   in|    4|     ap_ovld|                                  idx_pd|       pointer|
|idx_pd_o                                         |  out|    4|     ap_ovld|                                  idx_pd|       pointer|
|idx_pd_o_ap_vld                                  |  out|    1|     ap_ovld|                                  idx_pd|       pointer|
|placement_dynamic_bypass_occupy_address0         |  out|   15|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_ce0              |  out|    1|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_we0              |  out|    1|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_d0               |  out|    1|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_q0               |   in|    1|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_address1         |  out|   15|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_ce1              |  out|    1|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_q1               |   in|    1|   ap_memory|         placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_address0                |  out|   14|   ap_memory|                placement_dynamic_bypass|         array|
|placement_dynamic_bypass_ce0                     |  out|    1|   ap_memory|                placement_dynamic_bypass|         array|
|placement_dynamic_bypass_we0                     |  out|    1|   ap_memory|                placement_dynamic_bypass|         array|
|placement_dynamic_bypass_d0                      |  out|    8|   ap_memory|                placement_dynamic_bypass|         array|
|placement_dynamic_bypass_q0                      |   in|    8|   ap_memory|                placement_dynamic_bypass|         array|
|bypassOpt_wrAddr_i                               |   in|    8|     ap_ovld|                        bypassOpt_wrAddr|       pointer|
|bypassOpt_wrAddr_o                               |  out|    8|     ap_ovld|                        bypassOpt_wrAddr|       pointer|
|bypassOpt_wrAddr_o_ap_vld                        |  out|    1|     ap_ovld|                        bypassOpt_wrAddr|       pointer|
|placement_dynamic_dict_Opt2Tile_keys_address0    |  out|    7|   ap_memory|    placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_ce0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_we0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_d0          |  out|    8|   ap_memory|    placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_values_address0  |  out|    7|   ap_memory|  placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_ce0       |  out|    1|   ap_memory|  placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_we0       |  out|    1|   ap_memory|  placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_d0        |  out|    5|   ap_memory|  placement_dynamic_dict_Opt2Tile_values|         array|
|placement_done_values_address0                   |  out|    7|   ap_memory|                   placement_done_values|         array|
|placement_done_values_ce0                        |  out|    1|   ap_memory|                   placement_done_values|         array|
|placement_done_values_we0                        |  out|    1|   ap_memory|                   placement_done_values|         array|
|placement_done_values_d0                         |  out|    1|   ap_memory|                   placement_done_values|         array|
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_73_loc = alloca i64 1"   --->   Operation 12 'alloca' 'tmp_73_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_71_loc = alloca i64 1"   --->   Operation 13 'alloca' 'tmp_71_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln252_loc = alloca i64 1"   --->   Operation 14 'alloca' 'add_ln252_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%yDiff_2_loc = alloca i64 1"   --->   Operation 16 'alloca' 'yDiff_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%xDiff_2_loc = alloca i64 1"   --->   Operation 17 'alloca' 'xDiff_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_50_loc = alloca i64 1"   --->   Operation 18 'alloca' 'i_50_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%xDiff_2_phi_loc = alloca i64 1"   --->   Operation 19 'alloca' 'xDiff_2_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%yDiff_2_phi_loc = alloca i64 1"   --->   Operation 20 'alloca' 'yDiff_2_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bypassSrcOptIdx_loc = alloca i64 1"   --->   Operation 21 'alloca' 'bypassSrcOptIdx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bypassSrcTile_load = load i5 %bypassSrcTile"   --->   Operation 22 'load' 'bypassSrcTile_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%idxprom20 = zext i5 %bypassSrcTile_load"   --->   Operation 23 'zext' 'idxprom20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr = getelementptr i2 %Tile2XY_0, i64 0, i64 %idxprom20"   --->   Operation 24 'getelementptr' 'Tile2XY_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bypassTgtTile_load = load i4 %bypassTgtTile"   --->   Operation 25 'load' 'bypassTgtTile_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%idxprom24 = zext i4 %bypassTgtTile_load"   --->   Operation 26 'zext' 'idxprom24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr_6 = getelementptr i2 %Tile2XY_0, i64 0, i64 %idxprom24"   --->   Operation 27 'getelementptr' 'Tile2XY_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr = getelementptr i2 %Tile2XY_1, i64 0, i64 %idxprom20"   --->   Operation 28 'getelementptr' 'Tile2XY_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr_6 = getelementptr i2 %Tile2XY_1, i64 0, i64 %idxprom24"   --->   Operation 29 'getelementptr' 'Tile2XY_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shape_idx_load = load i5 %shape_idx"   --->   Operation 30 'load' 'shape_idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i5 %shape_idx_load" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 31 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%CGRA_NumTiles_shapes_values_addr = getelementptr i4 %CGRA_NumTiles_shapes_values, i64 0, i64 %zext_ln233" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 32 'getelementptr' 'CGRA_NumTiles_shapes_values_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.75ns)   --->   "%Tile2XY_0_load = load i4 %Tile2XY_0_addr"   --->   Operation 33 'load' 'Tile2XY_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_1 : Operation 34 [2/2] (1.75ns)   --->   "%Tile2XY_0_load_4 = load i4 %Tile2XY_0_addr_6"   --->   Operation 34 'load' 'Tile2XY_0_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_1 : Operation 35 [2/2] (1.75ns)   --->   "%Tile2XY_1_load = load i4 %Tile2XY_1_addr"   --->   Operation 35 'load' 'Tile2XY_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_1 : Operation 36 [2/2] (1.75ns)   --->   "%Tile2XY_1_load_4 = load i4 %Tile2XY_1_addr_6"   --->   Operation 36 'load' 'Tile2XY_1_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_1 : Operation 37 [2/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 37 'load' 'CGRA_NumTiles_shapes_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bypassSrcOpt_load = load i8 %bypassSrcOpt"   --->   Operation 38 'load' 'bypassSrcOpt_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln0 = call void @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1, i8 %bypassSrcOpt_load, i7 %bypassSrcOptIdx_loc, i8 %placement_dynamic_dict_Opt2PC_keys"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/2] (1.75ns)   --->   "%Tile2XY_0_load = load i4 %Tile2XY_0_addr"   --->   Operation 40 'load' 'Tile2XY_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_2 : Operation 41 [1/2] (1.75ns)   --->   "%Tile2XY_0_load_4 = load i4 %Tile2XY_0_addr_6"   --->   Operation 41 'load' 'Tile2XY_0_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_2 : Operation 42 [1/1] (0.50ns)   --->   "%cmp28 = icmp_ult  i2 %Tile2XY_0_load, i2 %Tile2XY_0_load_4"   --->   Operation 42 'icmp' 'cmp28' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/2] (1.75ns)   --->   "%Tile2XY_1_load = load i4 %Tile2XY_1_addr"   --->   Operation 43 'load' 'Tile2XY_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_2 : Operation 44 [1/2] (1.75ns)   --->   "%Tile2XY_1_load_4 = load i4 %Tile2XY_1_addr_6"   --->   Operation 44 'load' 'Tile2XY_1_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_2 : Operation 45 [1/1] (0.50ns)   --->   "%cmp77 = icmp_ult  i2 %Tile2XY_1_load, i2 %Tile2XY_1_load_4"   --->   Operation 45 'icmp' 'cmp77' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 46 'load' 'CGRA_NumTiles_shapes_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>
ST_2 : Operation 47 [1/1] (0.50ns)   --->   "%icmp_ln218 = icmp_eq  i2 %Tile2XY_1_load, i2 %Tile2XY_1_load_4" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 47 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.50ns)   --->   "%icmp_ln205 = icmp_eq  i2 %Tile2XY_0_load, i2 %Tile2XY_0_load_4" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 48 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln205)   --->   "%sel_tmp1 = xor i1 %cmp28, i1 1"   --->   Operation 49 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln205 = and i1 %icmp_ln205, i1 %sel_tmp1" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 50 'and' 'and_ln205' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln218)   --->   "%sel_tmp9 = xor i1 %cmp77, i1 1"   --->   Operation 51 'xor' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln218 = and i1 %icmp_ln218, i1 %sel_tmp9" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 52 'and' 'and_ln218' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln192_1 = zext i4 %CGRA_NumTiles_shapes_values_load" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 53 'zext' 'zext_ln192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %CGRA_NumTiles_shapes_values_load, i2 0" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 54 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.28ns)   --->   "%sub_ln192 = sub i6 %p_shl, i6 %zext_ln192_1" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 55 'sub' 'sub_ln192' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, i2 %Tile2XY_0_load, i1 %cmp28, i1 %and_ln205, i2 %Tile2XY_1_load, i1 %cmp77, i1 %and_ln218, i6 %sub_ln192, i4 %CGRA_NumTiles_shapes_values_load, i5 %shape_idx_load, i2 %yDiff_2_phi_loc, i2 %xDiff_2_phi_loc, i4 %i_50_loc, i2 %xDiff_2_loc, i2 %yDiff_2_loc, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 56 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1, i8 %bypassSrcOpt_load, i7 %bypassSrcOptIdx_loc, i8 %placement_dynamic_dict_Opt2PC_keys"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [1/2] (1.29ns)   --->   "%targetBlock = call i1 @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, i2 %Tile2XY_0_load, i1 %cmp28, i1 %and_ln205, i2 %Tile2XY_1_load, i1 %cmp77, i1 %and_ln218, i6 %sub_ln192, i4 %CGRA_NumTiles_shapes_values_load, i5 %shape_idx_load, i2 %yDiff_2_phi_loc, i2 %xDiff_2_phi_loc, i4 %i_50_loc, i2 %xDiff_2_loc, i2 %yDiff_2_loc, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 58 'call' 'targetBlock' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%bypassSrcOptIdx_loc_load = load i7 %bypassSrcOptIdx_loc"   --->   Operation 59 'load' 'bypassSrcOptIdx_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i7 %bypassSrcOptIdx_loc_load" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 60 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_values_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln192" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 61 'getelementptr' 'placement_dynamic_dict_Opt2PC_values_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2PC_values_load = load i7 %placement_dynamic_dict_Opt2PC_values_addr" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 62 'load' 'placement_dynamic_dict_Opt2PC_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 4.36>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%bypassOptIdx_load = load i8 %bypassOptIdx" [DynMap/DynMap_4HLS.cpp:185]   --->   Operation 63 'load' 'bypassOptIdx_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln185 = store i8 %bypassOptIdx_load, i8 %bypassOpt" [DynMap/DynMap_4HLS.cpp:185]   --->   Operation 64 'store' 'store_ln185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.30ns)   --->   "%add_ln186 = add i8 %bypassOptIdx_load, i8 1" [DynMap/DynMap_4HLS.cpp:186]   --->   Operation 65 'add' 'add_ln186' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln186 = store i8 %add_ln186, i8 %bypassOptIdx" [DynMap/DynMap_4HLS.cpp:186]   --->   Operation 66 'store' 'store_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2PC_values_load = load i7 %placement_dynamic_dict_Opt2PC_values_addr" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 67 'load' 'placement_dynamic_dict_Opt2PC_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 68 [1/1] (1.30ns)   --->   "%add_ln192 = add i8 %placement_dynamic_dict_Opt2PC_values_load, i8 1" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 68 'add' 'add_ln192' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln192 = store i8 %add_ln192, i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 69 'store' 'store_ln192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load = load i8 %DynamicPlacement_II" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 70 'load' 'DynamicPlacement_II_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.30ns)   --->   "%upperLimit = add i8 %DynamicPlacement_II_load, i8 %add_ln192" [DynMap/DynMap_4HLS.cpp:194]   --->   Operation 71 'add' 'upperLimit' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%yDiff_2_phi_loc_load = load i2 %yDiff_2_phi_loc"   --->   Operation 72 'load' 'yDiff_2_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%xDiff_2_phi_loc_load = load i2 %xDiff_2_phi_loc"   --->   Operation 73 'load' 'xDiff_2_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%i_50_loc_load = load i4 %i_50_loc"   --->   Operation 74 'load' 'i_50_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%xDiff_2_loc_load = load i2 %xDiff_2_loc"   --->   Operation 75 'load' 'xDiff_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%yDiff_2_loc_load = load i2 %yDiff_2_loc"   --->   Operation 76 'load' 'yDiff_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.29ns)   --->   "%br_ln205 = br i1 %targetBlock, void %.critedge, void %.loopexit39_ifconv" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 77 'br' 'br_ln205' <Predicate = true> <Delay = 1.29>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln235 = store i4 %i_50_loc_load, i4 %idx_pd" [DynMap/DynMap_4HLS.cpp:235]   --->   Operation 78 'store' 'store_ln235' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.loopexit39_ifconv"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!targetBlock)> <Delay = 1.29>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%idx_pd_load = load i4 %idx_pd" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 80 'load' 'idx_pd_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load, i4 %idx_pd_load" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 81 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 82 'zext' 'zext_ln243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %zext_ln243" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 83 'getelementptr' 'allocated_tiles_shapes_values_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.77ns)   --->   "%tileId = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 84 'load' 'tileId' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%yDiff_210 = phi i2 %yDiff_2_loc_load, void %.critedge, i2 %yDiff_2_phi_loc_load, void %codeRepl"   --->   Operation 85 'phi' 'yDiff_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%xDiff_28 = phi i2 %xDiff_2_loc_load, void %.critedge, i2 %xDiff_2_phi_loc_load, void %codeRepl"   --->   Operation 86 'phi' 'xDiff_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (2.77ns)   --->   "%tileId = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 87 'load' 'tileId' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xDiff_28, i32 1" [DynMap/DynMap_4HLS.cpp:148]   --->   Operation 88 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %yDiff_210, i32 1" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 89 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.50ns)   --->   "%icmp_ln169 = icmp_eq  i2 %yDiff_210, i2 1" [DynMap/DynMap_4HLS.cpp:169]   --->   Operation 90 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.50ns)   --->   "%icmp_ln153 = icmp_eq  i2 %xDiff_28, i2 1" [DynMap/DynMap_4HLS.cpp:153]   --->   Operation 91 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.80ns)   --->   "%xor_ln149 = xor i1 %tmp_36, i1 1" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 92 'xor' 'xor_ln149' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.80ns)   --->   "%and_ln149 = and i1 %tmp, i1 %xor_ln149" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 93 'and' 'and_ln149' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln153)   --->   "%xor_ln148 = xor i1 %tmp, i1 1" [DynMap/DynMap_4HLS.cpp:148]   --->   Operation 94 'xor' 'xor_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln153 = and i1 %icmp_ln153, i1 %xor_ln148" [DynMap/DynMap_4HLS.cpp:153]   --->   Operation 95 'and' 'and_ln153' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.80ns)   --->   "%and_ln149_1 = and i1 %and_ln153, i1 %xor_ln149" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 96 'and' 'and_ln149_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.80ns)   --->   "%and_ln149_2 = and i2 %xDiff_28, i2 %yDiff_210" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 97 'and' 'and_ln149_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %and_ln149_2, i32 1" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 98 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln149_3 = and i1 %and_ln153, i1 %tmp_36" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 99 'and' 'and_ln149_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.50ns)   --->   "%icmp_ln153_1 = icmp_eq  i2 %xDiff_28, i2 0" [DynMap/DynMap_4HLS.cpp:153]   --->   Operation 100 'icmp' 'icmp_ln153_1' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.80ns)   --->   "%and_ln149_4 = and i1 %icmp_ln153_1, i1 %tmp_36" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 101 'and' 'and_ln149_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.80ns) (out node of the LUT)   --->   "%empty = or i1 %and_ln149_4, i1 %and_ln149_3" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 102 'or' 'empty' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.74>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%dirInIdx = select i1 %icmp_ln169, i3 5, i3 3" [DynMap/DynMap_4HLS.cpp:150]   --->   Operation 103 'select' 'dirInIdx' <Predicate = (and_ln149 & !and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln169 = select i1 %icmp_ln169, i4 8, i4 4" [DynMap/DynMap_4HLS.cpp:169]   --->   Operation 104 'select' 'select_ln169' <Predicate = (and_ln149 & !and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%select_ln155 = select i1 %icmp_ln169, i3 7, i3 4" [DynMap/DynMap_4HLS.cpp:155]   --->   Operation 105 'select' 'select_ln155' <Predicate = (and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln244 = select i1 %icmp_ln169, i4 6, i4 3" [DynMap/DynMap_4HLS.cpp:244]   --->   Operation 106 'select' 'select_ln244' <Predicate = (and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%zext_ln244 = zext i1 %icmp_ln169" [DynMap/DynMap_4HLS.cpp:244]   --->   Operation 107 'zext' 'zext_ln244' <Predicate = (!and_ln149 & !and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln149 = select i1 %icmp_ln169, i4 2, i4 0" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 108 'select' 'select_ln149' <Predicate = (!and_ln149 & !and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%select_ln149_1 = select i1 %and_ln149, i3 %dirInIdx, i3 %zext_ln244" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 109 'select' 'select_ln149_1' <Predicate = (!and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%select_ln149_2 = select i1 %and_ln149_1, i3 %select_ln155, i3 %select_ln149_1" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 110 'select' 'select_ln149_2' <Predicate = (!tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%select_ln149_3 = select i1 %tmp_37, i3 6, i3 %select_ln149_2" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 111 'select' 'select_ln149_3' <Predicate = (!empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp25_cast_op)   --->   "%zext_ln149 = zext i3 %select_ln149_3" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 112 'zext' 'zext_ln149' <Predicate = (!empty)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln149_4 = select i1 %and_ln149, i4 %select_ln169, i4 %select_ln149" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 113 'select' 'select_ln149_4' <Predicate = (!and_ln149_1 & !tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp42_op)   --->   "%select_ln149_5 = select i1 %and_ln149_1, i4 %select_ln244, i4 %select_ln149_4" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 114 'select' 'select_ln149_5' <Predicate = (!tmp_37 & !empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.79ns) (out node of the LUT)   --->   "%sel_tmp25_cast_op = add i4 %zext_ln149, i4 15" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 115 'add' 'sel_tmp25_cast_op' <Predicate = (!empty)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub173)   --->   "%sel_tmp29_op_cast_cast = select i1 %and_ln149_4, i4 1, i4 7" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 116 'select' 'sel_tmp29_op_cast_cast' <Predicate = (empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub173 = select i1 %empty, i4 %sel_tmp29_op_cast_cast, i4 %sel_tmp25_cast_op" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 117 'select' 'sub173' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp42_op = add i4 %select_ln149_5, i4 7" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 118 'add' 'sel_tmp42_op' <Predicate = (!tmp_37 & !empty)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub182)   --->   "%sel_tmp44_op = select i1 %tmp_37, i4 14, i4 %sel_tmp42_op" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 119 'select' 'sel_tmp44_op' <Predicate = (!empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sub182)   --->   "%sel_tmp48_op = select i1 %and_ln149_4, i4 8, i4 12" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 120 'select' 'sel_tmp48_op' <Predicate = (empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub182 = select i1 %empty, i4 %sel_tmp48_op, i4 %sel_tmp44_op" [DynMap/DynMap_4HLS.cpp:149]   --->   Operation 121 'select' 'sub182' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 122 [2/2] (4.91ns)   --->   "%targetBlock15 = call i1 @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4, i8 %add_ln192, i8 %DynamicPlacement_II_load, i4 %tileId, i4 %sub173, i5 %bypassSrcTile_load, i4 %sub182, i8 %upperLimit, i8 %p_loc, i15 %add_ln252_loc, i15 %tmp_71_loc, i1 %placement_dynamic_bypass_occupy, i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 122 'call' 'targetBlock15' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 123 [1/2] (3.57ns)   --->   "%targetBlock15 = call i1 @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4, i8 %add_ln192, i8 %DynamicPlacement_II_load, i4 %tileId, i4 %sub173, i5 %bypassSrcTile_load, i4 %sub182, i8 %upperLimit, i8 %p_loc, i15 %add_ln252_loc, i15 %tmp_71_loc, i1 %placement_dynamic_bypass_occupy, i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 123 'call' 'targetBlock15' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i4 %tileId" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 124 'zext' 'zext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 125 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%add_ln252_loc_load = load i15 %add_ln252_loc"   --->   Operation 126 'load' 'add_ln252_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%add_ln252_reload_cast = zext i15 %add_ln252_loc_load"   --->   Operation 127 'zext' 'add_ln252_reload_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_71_loc_load = load i15 %tmp_71_loc"   --->   Operation 128 'load' 'tmp_71_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_71_reload_cast = zext i15 %tmp_71_loc_load"   --->   Operation 129 'zext' 'tmp_71_reload_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.29ns)   --->   "%br_ln192 = br i1 %targetBlock15, void %.loopexit55, void %codeRepl39" [DynMap/DynMap_4HLS.cpp:192]   --->   Operation 130 'br' 'br_ln192' <Predicate = true> <Delay = 1.29>
ST_9 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln243 = call void @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5, i8 %p_loc_load, i4 %tileId, i14 %tmp_73_loc, i8 %placement_dynamic_bypass" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 131 'call' 'call_ln243' <Predicate = (targetBlock15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr_2 = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %add_ln252_reload_cast" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 132 'getelementptr' 'placement_dynamic_bypass_occupy_addr_2' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (2.77ns)   --->   "%store_ln260 = store i1 1, i15 %placement_dynamic_bypass_occupy_addr_2" [DynMap/DynMap_4HLS.cpp:260]   --->   Operation 133 'store' 'store_ln260' <Predicate = (targetBlock15)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25600> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%bypassOpt_wrAddr_load = load i8 %bypassOpt_wrAddr" [DynMap/DynMap_4HLS.cpp:262]   --->   Operation 134 'load' 'bypassOpt_wrAddr_load' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i8 %bypassOpt_wrAddr_load" [DynMap/DynMap_4HLS.cpp:262]   --->   Operation 135 'zext' 'zext_ln262' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:262]   --->   Operation 136 'getelementptr' 'placement_dynamic_dict_Opt2Tile_keys_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.75ns)   --->   "%store_ln262 = store i8 %bypassOptIdx_load, i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:262]   --->   Operation 137 'store' 'store_ln262' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:263]   --->   Operation 138 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.75ns)   --->   "%store_ln263 = store i5 %zext_ln243_1, i7 %placement_dynamic_dict_Opt2Tile_values_addr" [DynMap/DynMap_4HLS.cpp:263]   --->   Operation 139 'store' 'store_ln263' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_keys, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:264]   --->   Operation 140 'getelementptr' 'placement_dynamic_dict_Opt2PC_keys_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.75ns)   --->   "%store_ln264 = store i8 %bypassOptIdx_load, i7 %placement_dynamic_dict_Opt2PC_keys_addr" [DynMap/DynMap_4HLS.cpp:264]   --->   Operation 141 'store' 'store_ln264' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_values_addr_2 = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:265]   --->   Operation 142 'getelementptr' 'placement_dynamic_dict_Opt2PC_values_addr_2' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.75ns)   --->   "%store_ln265 = store i8 %p_loc_load, i7 %placement_dynamic_dict_Opt2PC_values_addr_2" [DynMap/DynMap_4HLS.cpp:265]   --->   Operation 143 'store' 'store_ln265' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%placement_done_values_addr = getelementptr i1 %placement_done_values, i64 0, i64 %zext_ln262" [DynMap/DynMap_4HLS.cpp:267]   --->   Operation 144 'getelementptr' 'placement_done_values_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.75ns)   --->   "%store_ln267 = store i1 1, i7 %placement_done_values_addr" [DynMap/DynMap_4HLS.cpp:267]   --->   Operation 145 'store' 'store_ln267' <Predicate = (targetBlock15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_9 : Operation 146 [1/1] (1.30ns)   --->   "%add_ln268 = add i8 %bypassOpt_wrAddr_load, i8 1" [DynMap/DynMap_4HLS.cpp:268]   --->   Operation 146 'add' 'add_ln268' <Predicate = (targetBlock15)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln268 = store i8 %add_ln268, i8 %bypassOpt_wrAddr" [DynMap/DynMap_4HLS.cpp:268]   --->   Operation 147 'store' 'store_ln268' <Predicate = (targetBlock15)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.08>
ST_10 : Operation 148 [1/2] (4.08ns)   --->   "%call_ln243 = call void @BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5, i8 %p_loc_load, i4 %tileId, i14 %tmp_73_loc, i8 %placement_dynamic_bypass" [DynMap/DynMap_4HLS.cpp:243]   --->   Operation 148 'call' 'call_ln243' <Predicate = true> <Delay = 4.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %tmp_71_reload_cast" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 149 'getelementptr' 'placement_dynamic_bypass_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (2.77ns)   --->   "%store_ln261 = store i1 1, i15 %placement_dynamic_bypass_occupy_addr" [DynMap/DynMap_4HLS.cpp:261]   --->   Operation 150 'store' 'store_ln261' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25600> <RAM>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_73_loc_load = load i14 %tmp_73_loc"   --->   Operation 151 'load' 'tmp_73_loc_load' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_73_reload_cast = zext i14 %tmp_73_loc_load"   --->   Operation 152 'zext' 'tmp_73_reload_cast' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_addr = getelementptr i8 %placement_dynamic_bypass, i64 0, i64 %tmp_73_reload_cast" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 153 'getelementptr' 'placement_dynamic_bypass_addr' <Predicate = (targetBlock15)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (2.77ns)   --->   "%store_ln259 = store i8 %bypassOptIdx_load, i14 %placement_dynamic_bypass_addr" [DynMap/DynMap_4HLS.cpp:259]   --->   Operation 154 'store' 'store_ln259' <Predicate = (targetBlock15)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12800> <RAM>
ST_11 : Operation 155 [1/1] (1.29ns)   --->   "%br_ln270 = br void %.loopexit55" [DynMap/DynMap_4HLS.cpp:270]   --->   Operation 155 'br' 'br_ln270' <Predicate = (targetBlock15)> <Delay = 1.29>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%retval_0 = phi i1 1, void %codeRepl39, i1 0, void %.loopexit39_ifconv"   --->   Operation 156 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln284 = ret i1 %retval_0" [DynMap/DynMap_4HLS.cpp:284]   --->   Operation 157 'ret' 'ret_ln284' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bypassOptIdx]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bypassOpt]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bypassSrcOpt]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ placement_dynamic_dict_Opt2PC_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2PC_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ IDX_pd_bypass]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DynamicPlacement_II]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bypassSrcTile]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bypassTgtTile]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shape_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Tile2XY_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tile2XY_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ CGRA_NumTiles_shapes_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bpsStride_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bpsStride_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xy2Tile]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ allocated_tiles_shapes_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ idx_pd]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ placement_dynamic_bypass_occupy]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_bypass]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bypassOpt_wrAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ placement_dynamic_dict_Opt2Tile_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2Tile_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_done_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_73_loc                                  (alloca        ) [ 001111111111]
tmp_71_loc                                  (alloca        ) [ 001111111100]
add_ln252_loc                               (alloca        ) [ 001111111100]
p_loc                                       (alloca        ) [ 001111111100]
yDiff_2_loc                                 (alloca        ) [ 001111000000]
xDiff_2_loc                                 (alloca        ) [ 001111000000]
i_50_loc                                    (alloca        ) [ 001111000000]
xDiff_2_phi_loc                             (alloca        ) [ 001111000000]
yDiff_2_phi_loc                             (alloca        ) [ 001111000000]
bypassSrcOptIdx_loc                         (alloca        ) [ 001110000000]
bypassSrcTile_load                          (load          ) [ 001111111000]
idxprom20                                   (zext          ) [ 000000000000]
Tile2XY_0_addr                              (getelementptr ) [ 001000000000]
bypassTgtTile_load                          (load          ) [ 000000000000]
idxprom24                                   (zext          ) [ 000000000000]
Tile2XY_0_addr_6                            (getelementptr ) [ 001000000000]
Tile2XY_1_addr                              (getelementptr ) [ 001000000000]
Tile2XY_1_addr_6                            (getelementptr ) [ 001000000000]
shape_idx_load                              (load          ) [ 001111000000]
zext_ln233                                  (zext          ) [ 000000000000]
CGRA_NumTiles_shapes_values_addr            (getelementptr ) [ 001000000000]
bypassSrcOpt_load                           (load          ) [ 000100000000]
Tile2XY_0_load                              (load          ) [ 000100000000]
Tile2XY_0_load_4                            (load          ) [ 000000000000]
cmp28                                       (icmp          ) [ 000100000000]
Tile2XY_1_load                              (load          ) [ 000100000000]
Tile2XY_1_load_4                            (load          ) [ 000000000000]
cmp77                                       (icmp          ) [ 000100000000]
CGRA_NumTiles_shapes_values_load            (load          ) [ 000100000000]
icmp_ln218                                  (icmp          ) [ 000000000000]
icmp_ln205                                  (icmp          ) [ 000000000000]
sel_tmp1                                    (xor           ) [ 000000000000]
and_ln205                                   (and           ) [ 000100000000]
sel_tmp9                                    (xor           ) [ 000000000000]
and_ln218                                   (and           ) [ 000100000000]
zext_ln192_1                                (zext          ) [ 000000000000]
p_shl                                       (bitconcatenate) [ 000000000000]
sub_ln192                                   (sub           ) [ 000100000000]
call_ln0                                    (call          ) [ 000000000000]
targetBlock                                 (call          ) [ 000011000000]
bypassSrcOptIdx_loc_load                    (load          ) [ 000000000000]
zext_ln192                                  (zext          ) [ 000000000000]
placement_dynamic_dict_Opt2PC_values_addr   (getelementptr ) [ 000001000000]
bypassOptIdx_load                           (load          ) [ 000000111111]
store_ln185                                 (store         ) [ 000000000000]
add_ln186                                   (add           ) [ 000000000000]
store_ln186                                 (store         ) [ 000000000000]
placement_dynamic_dict_Opt2PC_values_load   (load          ) [ 000000000000]
add_ln192                                   (add           ) [ 000000111000]
store_ln192                                 (store         ) [ 000000000000]
DynamicPlacement_II_load                    (load          ) [ 000000111000]
upperLimit                                  (add           ) [ 000000111000]
yDiff_2_phi_loc_load                        (load          ) [ 000001100000]
xDiff_2_phi_loc_load                        (load          ) [ 000001100000]
i_50_loc_load                               (load          ) [ 000000000000]
xDiff_2_loc_load                            (load          ) [ 000001100000]
yDiff_2_loc_load                            (load          ) [ 000001100000]
br_ln205                                    (br            ) [ 000001100000]
store_ln235                                 (store         ) [ 000000000000]
br_ln0                                      (br            ) [ 000001100000]
idx_pd_load                                 (load          ) [ 000000000000]
tmp_s                                       (bitconcatenate) [ 000000000000]
zext_ln243                                  (zext          ) [ 000000000000]
allocated_tiles_shapes_values_addr          (getelementptr ) [ 000000100000]
yDiff_210                                   (phi           ) [ 000000100000]
xDiff_28                                    (phi           ) [ 000000100000]
tileId                                      (load          ) [ 000000011110]
tmp                                         (bitselect     ) [ 000000000000]
tmp_36                                      (bitselect     ) [ 000000000000]
icmp_ln169                                  (icmp          ) [ 000000010000]
icmp_ln153                                  (icmp          ) [ 000000000000]
xor_ln149                                   (xor           ) [ 000000000000]
and_ln149                                   (and           ) [ 000000010000]
xor_ln148                                   (xor           ) [ 000000000000]
and_ln153                                   (and           ) [ 000000000000]
and_ln149_1                                 (and           ) [ 000000010000]
and_ln149_2                                 (and           ) [ 000000000000]
tmp_37                                      (bitselect     ) [ 000000010000]
and_ln149_3                                 (and           ) [ 000000000000]
icmp_ln153_1                                (icmp          ) [ 000000000000]
and_ln149_4                                 (and           ) [ 000000010000]
empty                                       (or            ) [ 000000010000]
dirInIdx                                    (select        ) [ 000000000000]
select_ln169                                (select        ) [ 000000000000]
select_ln155                                (select        ) [ 000000000000]
select_ln244                                (select        ) [ 000000000000]
zext_ln244                                  (zext          ) [ 000000000000]
select_ln149                                (select        ) [ 000000000000]
select_ln149_1                              (select        ) [ 000000000000]
select_ln149_2                              (select        ) [ 000000000000]
select_ln149_3                              (select        ) [ 000000000000]
zext_ln149                                  (zext          ) [ 000000000000]
select_ln149_4                              (select        ) [ 000000000000]
select_ln149_5                              (select        ) [ 000000000000]
sel_tmp25_cast_op                           (add           ) [ 000000000000]
sel_tmp29_op_cast_cast                      (select        ) [ 000000000000]
sub173                                      (select        ) [ 000000001000]
sel_tmp42_op                                (add           ) [ 000000000000]
sel_tmp44_op                                (select        ) [ 000000000000]
sel_tmp48_op                                (select        ) [ 000000000000]
sub182                                      (select        ) [ 000000001000]
targetBlock15                               (call          ) [ 000000000111]
zext_ln243_1                                (zext          ) [ 000000000000]
p_loc_load                                  (load          ) [ 000000000010]
add_ln252_loc_load                          (load          ) [ 000000000000]
add_ln252_reload_cast                       (zext          ) [ 000000000000]
tmp_71_loc_load                             (load          ) [ 000000000000]
tmp_71_reload_cast                          (zext          ) [ 000000000010]
br_ln192                                    (br            ) [ 000000000111]
placement_dynamic_bypass_occupy_addr_2      (getelementptr ) [ 000000000000]
store_ln260                                 (store         ) [ 000000000000]
bypassOpt_wrAddr_load                       (load          ) [ 000000000000]
zext_ln262                                  (zext          ) [ 000000000000]
placement_dynamic_dict_Opt2Tile_keys_addr   (getelementptr ) [ 000000000000]
store_ln262                                 (store         ) [ 000000000000]
placement_dynamic_dict_Opt2Tile_values_addr (getelementptr ) [ 000000000000]
store_ln263                                 (store         ) [ 000000000000]
placement_dynamic_dict_Opt2PC_keys_addr     (getelementptr ) [ 000000000000]
store_ln264                                 (store         ) [ 000000000000]
placement_dynamic_dict_Opt2PC_values_addr_2 (getelementptr ) [ 000000000000]
store_ln265                                 (store         ) [ 000000000000]
placement_done_values_addr                  (getelementptr ) [ 000000000000]
store_ln267                                 (store         ) [ 000000000000]
add_ln268                                   (add           ) [ 000000000000]
store_ln268                                 (store         ) [ 000000000000]
call_ln243                                  (call          ) [ 000000000000]
placement_dynamic_bypass_occupy_addr        (getelementptr ) [ 000000000000]
store_ln261                                 (store         ) [ 000000000000]
tmp_73_loc_load                             (load          ) [ 000000000000]
tmp_73_reload_cast                          (zext          ) [ 000000000000]
placement_dynamic_bypass_addr               (getelementptr ) [ 000000000000]
store_ln259                                 (store         ) [ 000000000000]
br_ln270                                    (br            ) [ 000000000000]
retval_0                                    (phi           ) [ 000000000001]
ret_ln284                                   (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bypassOptIdx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOptIdx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bypassOpt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOpt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bypassSrcOpt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassSrcOpt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="placement_dynamic_dict_Opt2PC_keys">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_keys"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="placement_dynamic_dict_Opt2PC_values">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IDX_pd_bypass">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd_bypass"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DynamicPlacement_II">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DynamicPlacement_II"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bypassSrcTile">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassSrcTile"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bypassTgtTile">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassTgtTile"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shape_idx">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shape_idx"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Tile2XY_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tile2XY_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Tile2XY_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tile2XY_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="CGRA_NumTiles_shapes_values">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bpsStride_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bpsStride_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bpsStride_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bpsStride_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xy2Tile">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xy2Tile"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="allocated_tiles_shapes_values">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="idx_pd">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_pd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="placement_dynamic_bypass_occupy">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass_occupy"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="placement_dynamic_bypass">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="bypassOpt_wrAddr">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOpt_wrAddr"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="placement_dynamic_dict_Opt2Tile_keys">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="placement_dynamic_dict_Opt2Tile_values">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="placement_done_values">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_done_values"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_73_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_73_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_71_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_71_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln252_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln252_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="yDiff_2_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yDiff_2_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="xDiff_2_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xDiff_2_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_50_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_50_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="xDiff_2_phi_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xDiff_2_phi_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="yDiff_2_phi_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yDiff_2_phi_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bypassSrcOptIdx_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bypassSrcOptIdx_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Tile2XY_0_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Tile2XY_0_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="Tile2XY_0_addr_6_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Tile2XY_0_addr_6/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Tile2XY_1_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Tile2XY_1_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="Tile2XY_1_addr_6_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Tile2XY_1_addr_6/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="CGRA_NumTiles_shapes_values_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="CGRA_NumTiles_shapes_values_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="191" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="2" slack="0"/>
<pin id="193" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Tile2XY_0_load/1 Tile2XY_0_load_4/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="202" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
<pin id="204" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Tile2XY_1_load/1 Tile2XY_1_load_4/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="CGRA_NumTiles_shapes_values_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="placement_dynamic_dict_Opt2PC_values_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="7" slack="0"/>
<pin id="217" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2PC_values_addr/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="placement_dynamic_dict_Opt2PC_values_load/4 store_ln265/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="allocated_tiles_shapes_values_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allocated_tiles_shapes_values_addr/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tileId/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="placement_dynamic_bypass_occupy_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="15" slack="0"/>
<pin id="243" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_bypass_occupy_addr_2/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/9 store_ln261/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="placement_dynamic_dict_Opt2Tile_keys_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2Tile_keys_addr/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln262_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="4"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln262/9 "/>
</bind>
</comp>

<comp id="266" class="1004" name="placement_dynamic_dict_Opt2Tile_values_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2Tile_values_addr/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln263_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="placement_dynamic_dict_Opt2PC_keys_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2PC_keys_addr/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln264_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="4"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/9 "/>
</bind>
</comp>

<comp id="292" class="1004" name="placement_dynamic_dict_Opt2PC_values_addr_2_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2PC_values_addr_2/9 "/>
</bind>
</comp>

<comp id="300" class="1004" name="placement_done_values_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_done_values_addr/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln267_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="placement_dynamic_bypass_occupy_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="15" slack="1"/>
<pin id="318" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_bypass_occupy_addr/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="placement_dynamic_bypass_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="14" slack="0"/>
<pin id="326" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_bypass_addr/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln259_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="6"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln259/11 "/>
</bind>
</comp>

<comp id="335" class="1005" name="yDiff_210_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="337" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="yDiff_210 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="yDiff_210_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="2" slack="2147483647"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yDiff_210/6 "/>
</bind>
</comp>

<comp id="344" class="1005" name="xDiff_28_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="346" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="xDiff_28 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="xDiff_28_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="2" slack="2147483647"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xDiff_28/6 "/>
</bind>
</comp>

<comp id="353" class="1005" name="retval_0_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="2"/>
<pin id="355" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="retval_0 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="retval_0_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="2"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0/11 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="0" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="1"/>
<pin id="369" dir="0" index="3" bw="8" slack="0"/>
<pin id="370" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="0" index="3" bw="1" slack="0"/>
<pin id="378" dir="0" index="4" bw="2" slack="0"/>
<pin id="379" dir="0" index="5" bw="1" slack="0"/>
<pin id="380" dir="0" index="6" bw="1" slack="0"/>
<pin id="381" dir="0" index="7" bw="6" slack="0"/>
<pin id="382" dir="0" index="8" bw="4" slack="0"/>
<pin id="383" dir="0" index="9" bw="5" slack="2147483647"/>
<pin id="384" dir="0" index="10" bw="2" slack="1"/>
<pin id="385" dir="0" index="11" bw="2" slack="1"/>
<pin id="386" dir="0" index="12" bw="4" slack="1"/>
<pin id="387" dir="0" index="13" bw="2" slack="1"/>
<pin id="388" dir="0" index="14" bw="2" slack="1"/>
<pin id="389" dir="0" index="15" bw="1" slack="0"/>
<pin id="390" dir="0" index="16" bw="1" slack="0"/>
<pin id="391" dir="0" index="17" bw="4" slack="0"/>
<pin id="392" dir="0" index="18" bw="4" slack="0"/>
<pin id="393" dir="1" index="19" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="2"/>
<pin id="405" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="406" dir="0" index="3" bw="4" slack="1"/>
<pin id="407" dir="0" index="4" bw="4" slack="0"/>
<pin id="408" dir="0" index="5" bw="5" slack="2147483647"/>
<pin id="409" dir="0" index="6" bw="4" slack="0"/>
<pin id="410" dir="0" index="7" bw="8" slack="2"/>
<pin id="411" dir="0" index="8" bw="8" slack="6"/>
<pin id="412" dir="0" index="9" bw="15" slack="6"/>
<pin id="413" dir="0" index="10" bw="15" slack="6"/>
<pin id="414" dir="0" index="11" bw="1" slack="0"/>
<pin id="415" dir="0" index="12" bw="8" slack="0"/>
<pin id="416" dir="1" index="13" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock15/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="3"/>
<pin id="424" dir="0" index="3" bw="14" slack="8"/>
<pin id="425" dir="0" index="4" bw="8" slack="0"/>
<pin id="426" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln243/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="bypassSrcTile_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bypassSrcTile_load/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="idxprom20_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom20/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="bypassTgtTile_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bypassTgtTile_load/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="idxprom24_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom24/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="shape_idx_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shape_idx_load/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln233_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="bypassSrcOpt_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bypassSrcOpt_load/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="cmp28_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp28/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="cmp77_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp77/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln218_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln205_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="0" index="1" bw="2" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sel_tmp1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="and_ln205_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln205/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sel_tmp9_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp9/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln218_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln218/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln192_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_shl_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sub_ln192_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="4" slack="0"/>
<pin id="530" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln192/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="bypassSrcOptIdx_loc_load_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="3"/>
<pin id="536" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bypassSrcOptIdx_loc_load/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln192_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="bypassOptIdx_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bypassOptIdx_load/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln185_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln186_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln186_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln192_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln192_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="DynamicPlacement_II_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DynamicPlacement_II_load/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="upperLimit_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="upperLimit/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="yDiff_2_phi_loc_load_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="4"/>
<pin id="588" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yDiff_2_phi_loc_load/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="xDiff_2_phi_loc_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="4"/>
<pin id="591" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xDiff_2_phi_loc_load/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="i_50_loc_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="4"/>
<pin id="594" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_50_loc_load/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="xDiff_2_loc_load_load_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="4"/>
<pin id="597" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xDiff_2_loc_load/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="yDiff_2_loc_load_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="4"/>
<pin id="600" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yDiff_2_loc_load/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln235_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="0"/>
<pin id="603" dir="0" index="1" bw="4" slack="0"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="idx_pd_load_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_pd_load/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_s_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="4" slack="0"/>
<pin id="615" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln243_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_36_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln169_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="2" slack="0"/>
<pin id="641" dir="0" index="1" bw="2" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln153_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="0"/>
<pin id="647" dir="0" index="1" bw="2" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="xor_ln149_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln149/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln149_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln149/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="xor_ln148_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="and_ln153_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln153/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="and_ln149_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln149_1/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln149_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="0" index="1" bw="2" slack="0"/>
<pin id="684" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln149_2/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_37_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="2" slack="0"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="and_ln149_3_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln149_3/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln153_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="0"/>
<pin id="703" dir="0" index="1" bw="2" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153_1/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln149_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln149_4/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="empty_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="dirInIdx_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="0" index="1" bw="3" slack="0"/>
<pin id="722" dir="0" index="2" bw="3" slack="0"/>
<pin id="723" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dirInIdx/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="select_ln169_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="1"/>
<pin id="728" dir="0" index="1" bw="4" slack="0"/>
<pin id="729" dir="0" index="2" bw="4" slack="0"/>
<pin id="730" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln155_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="0" index="1" bw="3" slack="0"/>
<pin id="736" dir="0" index="2" bw="3" slack="0"/>
<pin id="737" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/7 "/>
</bind>
</comp>

<comp id="740" class="1004" name="select_ln244_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="0" index="1" bw="4" slack="0"/>
<pin id="743" dir="0" index="2" bw="4" slack="0"/>
<pin id="744" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln244/7 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln244_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/7 "/>
</bind>
</comp>

<comp id="750" class="1004" name="select_ln149_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="0" index="1" bw="4" slack="0"/>
<pin id="753" dir="0" index="2" bw="4" slack="0"/>
<pin id="754" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149/7 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln149_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="3" slack="0"/>
<pin id="760" dir="0" index="2" bw="3" slack="0"/>
<pin id="761" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149_1/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="select_ln149_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="0" index="1" bw="3" slack="0"/>
<pin id="767" dir="0" index="2" bw="3" slack="0"/>
<pin id="768" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149_2/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="select_ln149_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="0" index="1" bw="3" slack="0"/>
<pin id="774" dir="0" index="2" bw="3" slack="0"/>
<pin id="775" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149_3/7 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln149_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="3" slack="0"/>
<pin id="780" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln149_4_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="0" index="1" bw="4" slack="0"/>
<pin id="785" dir="0" index="2" bw="4" slack="0"/>
<pin id="786" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149_4/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln149_5_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="0" index="1" bw="4" slack="0"/>
<pin id="792" dir="0" index="2" bw="4" slack="0"/>
<pin id="793" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149_5/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sel_tmp25_cast_op_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sel_tmp25_cast_op/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sel_tmp29_op_cast_cast_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="0" index="1" bw="4" slack="0"/>
<pin id="805" dir="0" index="2" bw="4" slack="0"/>
<pin id="806" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp29_op_cast_cast/7 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sub173_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="0" index="1" bw="4" slack="0"/>
<pin id="812" dir="0" index="2" bw="4" slack="0"/>
<pin id="813" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sub173/7 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sel_tmp42_op_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="0" index="1" bw="4" slack="0"/>
<pin id="820" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sel_tmp42_op/7 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sel_tmp44_op_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="0" index="1" bw="4" slack="0"/>
<pin id="826" dir="0" index="2" bw="4" slack="0"/>
<pin id="827" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp44_op/7 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sel_tmp48_op_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="0" index="1" bw="4" slack="0"/>
<pin id="833" dir="0" index="2" bw="4" slack="0"/>
<pin id="834" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp48_op/7 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sub182_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="0" index="1" bw="4" slack="0"/>
<pin id="840" dir="0" index="2" bw="4" slack="0"/>
<pin id="841" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sub182/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln243_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="4" slack="3"/>
<pin id="847" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243_1/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="p_loc_load_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="8"/>
<pin id="851" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln252_loc_load_load_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="15" slack="8"/>
<pin id="856" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln252_loc_load/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln252_reload_cast_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="15" slack="0"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln252_reload_cast/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_71_loc_load_load_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="15" slack="8"/>
<pin id="864" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_71_loc_load/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_71_reload_cast_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="15" slack="0"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_reload_cast/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="bypassOpt_wrAddr_load_load_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bypassOpt_wrAddr_load/9 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln262_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln268_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln268/9 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln268_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="0"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_73_loc_load_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="14" slack="10"/>
<pin id="896" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_73_loc_load/11 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_73_reload_cast_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="14" slack="0"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_reload_cast/11 "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_73_loc_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="14" slack="8"/>
<pin id="904" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="tmp_73_loc "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_71_loc_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="15" slack="6"/>
<pin id="910" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opset="tmp_71_loc "/>
</bind>
</comp>

<comp id="914" class="1005" name="add_ln252_loc_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="15" slack="6"/>
<pin id="916" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opset="add_ln252_loc "/>
</bind>
</comp>

<comp id="920" class="1005" name="p_loc_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="6"/>
<pin id="922" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="926" class="1005" name="yDiff_2_loc_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="2" slack="1"/>
<pin id="928" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="yDiff_2_loc "/>
</bind>
</comp>

<comp id="932" class="1005" name="xDiff_2_loc_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="2" slack="1"/>
<pin id="934" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xDiff_2_loc "/>
</bind>
</comp>

<comp id="938" class="1005" name="i_50_loc_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="4" slack="1"/>
<pin id="940" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_50_loc "/>
</bind>
</comp>

<comp id="944" class="1005" name="xDiff_2_phi_loc_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="2" slack="1"/>
<pin id="946" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xDiff_2_phi_loc "/>
</bind>
</comp>

<comp id="950" class="1005" name="yDiff_2_phi_loc_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="2" slack="1"/>
<pin id="952" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="yDiff_2_phi_loc "/>
</bind>
</comp>

<comp id="956" class="1005" name="bypassSrcOptIdx_loc_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="7" slack="1"/>
<pin id="958" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bypassSrcOptIdx_loc "/>
</bind>
</comp>

<comp id="965" class="1005" name="Tile2XY_0_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="1"/>
<pin id="967" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Tile2XY_0_addr "/>
</bind>
</comp>

<comp id="970" class="1005" name="Tile2XY_0_addr_6_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="1"/>
<pin id="972" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Tile2XY_0_addr_6 "/>
</bind>
</comp>

<comp id="975" class="1005" name="Tile2XY_1_addr_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="1"/>
<pin id="977" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Tile2XY_1_addr "/>
</bind>
</comp>

<comp id="980" class="1005" name="Tile2XY_1_addr_6_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="1"/>
<pin id="982" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Tile2XY_1_addr_6 "/>
</bind>
</comp>

<comp id="988" class="1005" name="CGRA_NumTiles_shapes_values_addr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="5" slack="1"/>
<pin id="990" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="CGRA_NumTiles_shapes_values_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="Tile2XY_0_load_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="2" slack="1"/>
<pin id="998" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Tile2XY_0_load "/>
</bind>
</comp>

<comp id="1001" class="1005" name="cmp28_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp28 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="Tile2XY_1_load_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="2" slack="1"/>
<pin id="1008" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Tile2XY_1_load "/>
</bind>
</comp>

<comp id="1011" class="1005" name="cmp77_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp77 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="CGRA_NumTiles_shapes_values_load_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="4" slack="1"/>
<pin id="1018" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="CGRA_NumTiles_shapes_values_load "/>
</bind>
</comp>

<comp id="1021" class="1005" name="and_ln205_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln205 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="and_ln218_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln218 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sub_ln192_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="6" slack="1"/>
<pin id="1033" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln192 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="targetBlock_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="2"/>
<pin id="1038" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="1040" class="1005" name="placement_dynamic_dict_Opt2PC_values_addr_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="7" slack="1"/>
<pin id="1042" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="placement_dynamic_dict_Opt2PC_values_addr "/>
</bind>
</comp>

<comp id="1045" class="1005" name="bypassOptIdx_load_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="4"/>
<pin id="1047" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="bypassOptIdx_load "/>
</bind>
</comp>

<comp id="1052" class="1005" name="add_ln192_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="2"/>
<pin id="1054" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln192 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="upperLimit_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="2"/>
<pin id="1062" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="upperLimit "/>
</bind>
</comp>

<comp id="1077" class="1005" name="allocated_tiles_shapes_values_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="9" slack="1"/>
<pin id="1079" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_shapes_values_addr "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tileId_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="4" slack="1"/>
<pin id="1084" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tileId "/>
</bind>
</comp>

<comp id="1089" class="1005" name="icmp_ln169_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="and_ln149_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="1"/>
<pin id="1101" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln149 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="and_ln149_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="1"/>
<pin id="1107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln149_1 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="tmp_37_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="and_ln149_4_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln149_4 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="empty_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="1"/>
<pin id="1125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1129" class="1005" name="sub173_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="4" slack="1"/>
<pin id="1131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub173 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="sub182_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="4" slack="1"/>
<pin id="1136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub182 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="targetBlock15_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock15 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_71_reload_cast_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="64" slack="1"/>
<pin id="1148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71_reload_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="150" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="157" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="205"><net_src comp="164" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="171" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="212"><net_src comp="178" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="8" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="50" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="314" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="356"><net_src comp="108" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="6" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="395"><net_src comp="185" pin="7"/><net_sink comp="373" pin=1"/></net>

<net id="396"><net_src comp="196" pin="7"/><net_sink comp="373" pin=4"/></net>

<net id="397"><net_src comp="207" pin="3"/><net_sink comp="373" pin=8"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="373" pin=15"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="373" pin=16"/></net>

<net id="400"><net_src comp="30" pin="0"/><net_sink comp="373" pin=17"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="373" pin=18"/></net>

<net id="417"><net_src comp="104" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="402" pin=11"/></net>

<net id="419"><net_src comp="10" pin="0"/><net_sink comp="402" pin=12"/></net>

<net id="427"><net_src comp="106" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="420" pin=4"/></net>

<net id="432"><net_src comp="14" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="442"><net_src comp="16" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="452"><net_src comp="18" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="461"><net_src comp="4" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="467"><net_src comp="185" pin="7"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="185" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="463" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="474"><net_src comp="196" pin="7"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="196" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="470" pin="2"/><net_sink comp="373" pin=5"/></net>

<net id="481"><net_src comp="196" pin="7"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="196" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="185" pin="7"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="185" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="463" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="54" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="483" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="2"/><net_sink comp="373" pin=3"/></net>

<net id="506"><net_src comp="470" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="54" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="477" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="508" pin="2"/><net_sink comp="373" pin=6"/></net>

<net id="518"><net_src comp="207" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="207" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="515" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="527" pin="2"/><net_sink comp="373" pin=7"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="545"><net_src comp="0" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="2" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="542" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="0" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="220" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="62" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="10" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="12" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="564" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="605"><net_src comp="592" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="34" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="34" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="64" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="607" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="621"><net_src comp="611" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="628"><net_src comp="66" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="347" pin="4"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="68" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="66" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="338" pin="4"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="68" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="338" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="70" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="347" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="70" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="631" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="623" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="623" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="54" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="645" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="651" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="347" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="338" pin="4"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="66" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="681" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="68" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="669" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="631" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="347" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="58" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="631" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="695" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="724"><net_src comp="72" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="725"><net_src comp="74" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="731"><net_src comp="76" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="732"><net_src comp="78" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="80" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="739"><net_src comp="82" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="84" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="746"><net_src comp="86" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="755"><net_src comp="88" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="90" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="719" pin="3"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="747" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="733" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="770"><net_src comp="757" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="776"><net_src comp="92" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="777"><net_src comp="764" pin="3"/><net_sink comp="771" pin=2"/></net>

<net id="781"><net_src comp="771" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="726" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="788"><net_src comp="750" pin="3"/><net_sink comp="782" pin=2"/></net>

<net id="794"><net_src comp="740" pin="3"/><net_sink comp="789" pin=1"/></net>

<net id="795"><net_src comp="782" pin="3"/><net_sink comp="789" pin=2"/></net>

<net id="800"><net_src comp="778" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="94" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="807"><net_src comp="96" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="808"><net_src comp="98" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="814"><net_src comp="802" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="796" pin="2"/><net_sink comp="809" pin=2"/></net>

<net id="816"><net_src comp="809" pin="3"/><net_sink comp="402" pin=4"/></net>

<net id="821"><net_src comp="789" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="98" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="100" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="829"><net_src comp="817" pin="2"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="76" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="836"><net_src comp="102" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="842"><net_src comp="830" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="843"><net_src comp="823" pin="3"/><net_sink comp="837" pin=2"/></net>

<net id="844"><net_src comp="837" pin="3"/><net_sink comp="402" pin=6"/></net>

<net id="848"><net_src comp="845" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="852"><net_src comp="849" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="860"><net_src comp="854" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="40" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="869" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="880"><net_src comp="873" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="886"><net_src comp="869" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="62" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="40" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="905"><net_src comp="110" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="911"><net_src comp="114" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="402" pin=10"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="917"><net_src comp="118" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="402" pin=9"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="923"><net_src comp="122" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="402" pin=8"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="929"><net_src comp="126" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="373" pin=14"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="935"><net_src comp="130" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="373" pin=13"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="941"><net_src comp="134" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="373" pin=12"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="947"><net_src comp="138" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="373" pin=11"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="953"><net_src comp="142" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="373" pin=10"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="959"><net_src comp="146" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="968"><net_src comp="150" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="973"><net_src comp="157" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="978"><net_src comp="164" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="983"><net_src comp="171" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="991"><net_src comp="178" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="999"><net_src comp="185" pin="7"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1004"><net_src comp="463" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1009"><net_src comp="196" pin="7"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="1014"><net_src comp="470" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="373" pin=5"/></net>

<net id="1019"><net_src comp="207" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="373" pin=8"/></net>

<net id="1024"><net_src comp="495" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="373" pin=3"/></net>

<net id="1029"><net_src comp="508" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="373" pin=6"/></net>

<net id="1034"><net_src comp="527" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="373" pin=7"/></net>

<net id="1039"><net_src comp="373" pin="19"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="213" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1048"><net_src comp="542" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1055"><net_src comp="564" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="1063"><net_src comp="580" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="402" pin=7"/></net>

<net id="1080"><net_src comp="226" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1085"><net_src comp="233" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="402" pin=3"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1092"><net_src comp="639" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1096"><net_src comp="1089" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1097"><net_src comp="1089" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1098"><net_src comp="1089" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1102"><net_src comp="657" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1108"><net_src comp="675" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1114"><net_src comp="687" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1120"><net_src comp="707" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1126"><net_src comp="713" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1132"><net_src comp="809" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="1137"><net_src comp="837" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="402" pin=6"/></net>

<net id="1142"><net_src comp="402" pin="13"/><net_sink comp="1139" pin=0"/></net>

<net id="1149"><net_src comp="865" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="314" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bypassOptIdx | {5 }
	Port: bypassOpt | {5 }
	Port: bypassSrcOpt | {}
	Port: placement_dynamic_dict_Opt2PC_keys | {9 }
	Port: placement_dynamic_dict_Opt2PC_values | {9 }
	Port: IDX_pd_bypass | {5 7 8 }
	Port: DynamicPlacement_II | {}
	Port: bypassSrcTile | {}
	Port: bypassTgtTile | {}
	Port: shape_idx | {}
	Port: Tile2XY_0 | {}
	Port: Tile2XY_1 | {}
	Port: CGRA_NumTiles_shapes_values | {}
	Port: bpsStride_0 | {}
	Port: bpsStride_1 | {}
	Port: xy2Tile | {}
	Port: allocated_tiles_shapes_values | {}
	Port: idx_pd | {5 }
	Port: placement_dynamic_bypass_occupy | {9 10 }
	Port: placement_dynamic_bypass | {11 }
	Port: bypassOpt_wrAddr | {9 }
	Port: placement_dynamic_dict_Opt2Tile_keys | {9 }
	Port: placement_dynamic_dict_Opt2Tile_values | {9 }
	Port: placement_done_values | {9 }
 - Input state : 
	Port: BypassOptPlacement_Gen_Record : bypassOptIdx | {5 }
	Port: BypassOptPlacement_Gen_Record : bypassOpt | {}
	Port: BypassOptPlacement_Gen_Record : bypassSrcOpt | {2 }
	Port: BypassOptPlacement_Gen_Record : placement_dynamic_dict_Opt2PC_keys | {2 3 }
	Port: BypassOptPlacement_Gen_Record : placement_dynamic_dict_Opt2PC_values | {4 5 }
	Port: BypassOptPlacement_Gen_Record : IDX_pd_bypass | {7 8 }
	Port: BypassOptPlacement_Gen_Record : DynamicPlacement_II | {5 }
	Port: BypassOptPlacement_Gen_Record : bypassSrcTile | {1 }
	Port: BypassOptPlacement_Gen_Record : bypassTgtTile | {1 }
	Port: BypassOptPlacement_Gen_Record : shape_idx | {1 }
	Port: BypassOptPlacement_Gen_Record : Tile2XY_0 | {1 2 }
	Port: BypassOptPlacement_Gen_Record : Tile2XY_1 | {1 2 }
	Port: BypassOptPlacement_Gen_Record : CGRA_NumTiles_shapes_values | {1 2 }
	Port: BypassOptPlacement_Gen_Record : bpsStride_0 | {2 3 }
	Port: BypassOptPlacement_Gen_Record : bpsStride_1 | {2 3 }
	Port: BypassOptPlacement_Gen_Record : xy2Tile | {2 3 }
	Port: BypassOptPlacement_Gen_Record : allocated_tiles_shapes_values | {2 3 5 6 }
	Port: BypassOptPlacement_Gen_Record : idx_pd | {5 }
	Port: BypassOptPlacement_Gen_Record : placement_dynamic_bypass_occupy | {7 8 }
	Port: BypassOptPlacement_Gen_Record : placement_dynamic_bypass | {9 10 }
	Port: BypassOptPlacement_Gen_Record : bypassOpt_wrAddr | {9 }
	Port: BypassOptPlacement_Gen_Record : placement_dynamic_dict_Opt2Tile_keys | {}
	Port: BypassOptPlacement_Gen_Record : placement_dynamic_dict_Opt2Tile_values | {}
	Port: BypassOptPlacement_Gen_Record : placement_done_values | {}
  - Chain level:
	State 1
		idxprom20 : 1
		Tile2XY_0_addr : 2
		idxprom24 : 1
		Tile2XY_0_addr_6 : 2
		Tile2XY_1_addr : 2
		Tile2XY_1_addr_6 : 2
		zext_ln233 : 1
		CGRA_NumTiles_shapes_values_addr : 2
		Tile2XY_0_load : 3
		Tile2XY_0_load_4 : 3
		Tile2XY_1_load : 3
		Tile2XY_1_load_4 : 3
		CGRA_NumTiles_shapes_values_load : 3
	State 2
		call_ln0 : 1
		cmp28 : 1
		cmp77 : 1
		icmp_ln218 : 1
		icmp_ln205 : 1
		sel_tmp1 : 2
		and_ln205 : 2
		sel_tmp9 : 2
		and_ln218 : 2
		zext_ln192_1 : 1
		p_shl : 1
		sub_ln192 : 2
		targetBlock : 2
	State 3
	State 4
		zext_ln192 : 1
		placement_dynamic_dict_Opt2PC_values_addr : 2
		placement_dynamic_dict_Opt2PC_values_load : 3
	State 5
		store_ln185 : 1
		add_ln186 : 1
		store_ln186 : 2
		add_ln192 : 1
		store_ln192 : 2
		upperLimit : 2
		store_ln235 : 1
		tmp_s : 1
		zext_ln243 : 2
		allocated_tiles_shapes_values_addr : 3
		tileId : 4
	State 6
		tmp : 1
		tmp_36 : 1
		icmp_ln169 : 1
		icmp_ln153 : 1
		xor_ln149 : 2
		and_ln149 : 2
		xor_ln148 : 2
		and_ln153 : 2
		and_ln149_1 : 2
		and_ln149_2 : 1
		tmp_37 : 1
		and_ln149_3 : 2
		icmp_ln153_1 : 1
		and_ln149_4 : 2
		empty : 2
	State 7
		select_ln149_1 : 1
		select_ln149_2 : 2
		select_ln149_3 : 3
		zext_ln149 : 4
		select_ln149_4 : 1
		select_ln149_5 : 2
		sel_tmp25_cast_op : 5
		sub173 : 6
		sel_tmp42_op : 3
		sel_tmp44_op : 4
		sub182 : 5
		targetBlock15 : 7
	State 8
	State 9
		add_ln252_reload_cast : 1
		tmp_71_reload_cast : 1
		call_ln243 : 1
		placement_dynamic_bypass_occupy_addr_2 : 2
		store_ln260 : 3
		zext_ln262 : 1
		placement_dynamic_dict_Opt2Tile_keys_addr : 2
		store_ln262 : 3
		placement_dynamic_dict_Opt2Tile_values_addr : 2
		store_ln263 : 3
		placement_dynamic_dict_Opt2PC_keys_addr : 2
		store_ln264 : 3
		placement_dynamic_dict_Opt2PC_values_addr_2 : 2
		store_ln265 : 3
		placement_done_values_addr : 2
		store_ln267 : 3
		add_ln268 : 1
		store_ln268 : 2
	State 10
		store_ln261 : 1
	State 11
		tmp_73_reload_cast : 1
		placement_dynamic_bypass_addr : 2
		store_ln259 : 3
		retval_0 : 1
		ret_ln284 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                   Functional Unit                                   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|          |          grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1_fu_365         |  2.596  |    37   |    32   |
|   call   | grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373 | 9.19429 |   101   |   167   |
|          |          grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402         |  5.192  |   327   |   219   |
|          |          grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5_fu_420         |  1.298  |   216   |   137   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   dirInIdx_fu_719                                   |    0    |    0    |    3    |
|          |                                 select_ln169_fu_726                                 |    0    |    0    |    4    |
|          |                                 select_ln155_fu_733                                 |    0    |    0    |    3    |
|          |                                 select_ln244_fu_740                                 |    0    |    0    |    4    |
|          |                                 select_ln149_fu_750                                 |    0    |    0    |    4    |
|          |                                select_ln149_1_fu_757                                |    0    |    0    |    3    |
|          |                                select_ln149_2_fu_764                                |    0    |    0    |    3    |
|  select  |                                select_ln149_3_fu_771                                |    0    |    0    |    3    |
|          |                                select_ln149_4_fu_782                                |    0    |    0    |    4    |
|          |                                select_ln149_5_fu_789                                |    0    |    0    |    4    |
|          |                            sel_tmp29_op_cast_cast_fu_802                            |    0    |    0    |    4    |
|          |                                    sub173_fu_809                                    |    0    |    0    |    4    |
|          |                                 sel_tmp44_op_fu_823                                 |    0    |    0    |    4    |
|          |                                 sel_tmp48_op_fu_830                                 |    0    |    0    |    4    |
|          |                                    sub182_fu_837                                    |    0    |    0    |    4    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   add_ln186_fu_552                                  |    0    |    0    |    8    |
|          |                                   add_ln192_fu_564                                  |    0    |    0    |    8    |
|    add   |                                  upperLimit_fu_580                                  |    0    |    0    |    8    |
|          |                               sel_tmp25_cast_op_fu_796                              |    0    |    0    |    4    |
|          |                                 sel_tmp42_op_fu_817                                 |    0    |    0    |    6    |
|          |                                   add_ln268_fu_882                                  |    0    |    0    |    8    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   and_ln205_fu_495                                  |    0    |    0    |    1    |
|          |                                   and_ln218_fu_508                                  |    0    |    0    |    1    |
|          |                                   and_ln149_fu_657                                  |    0    |    0    |    1    |
|    and   |                                   and_ln153_fu_669                                  |    0    |    0    |    1    |
|          |                                  and_ln149_1_fu_675                                 |    0    |    0    |    1    |
|          |                                  and_ln149_2_fu_681                                 |    0    |    0    |    2    |
|          |                                  and_ln149_3_fu_695                                 |    0    |    0    |    1    |
|          |                                  and_ln149_4_fu_707                                 |    0    |    0    |    1    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                     cmp28_fu_463                                    |    0    |    0    |    1    |
|          |                                     cmp77_fu_470                                    |    0    |    0    |    1    |
|          |                                  icmp_ln218_fu_477                                  |    0    |    0    |    1    |
|   icmp   |                                  icmp_ln205_fu_483                                  |    0    |    0    |    1    |
|          |                                  icmp_ln169_fu_639                                  |    0    |    0    |    1    |
|          |                                  icmp_ln153_fu_645                                  |    0    |    0    |    1    |
|          |                                 icmp_ln153_1_fu_701                                 |    0    |    0    |    1    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|    sub   |                                   sub_ln192_fu_527                                  |    0    |    0    |    6    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   sel_tmp1_fu_489                                   |    0    |    0    |    1    |
|    xor   |                                   sel_tmp9_fu_502                                   |    0    |    0    |    1    |
|          |                                   xor_ln149_fu_651                                  |    0    |    0    |    1    |
|          |                                   xor_ln148_fu_663                                  |    0    |    0    |    1    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|    or    |                                     empty_fu_713                                    |    0    |    0    |    1    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   idxprom20_fu_433                                  |    0    |    0    |    0    |
|          |                                   idxprom24_fu_443                                  |    0    |    0    |    0    |
|          |                                  zext_ln233_fu_453                                  |    0    |    0    |    0    |
|          |                                 zext_ln192_1_fu_515                                 |    0    |    0    |    0    |
|          |                                  zext_ln192_fu_537                                  |    0    |    0    |    0    |
|          |                                  zext_ln243_fu_618                                  |    0    |    0    |    0    |
|   zext   |                                  zext_ln244_fu_747                                  |    0    |    0    |    0    |
|          |                                  zext_ln149_fu_778                                  |    0    |    0    |    0    |
|          |                                 zext_ln243_1_fu_845                                 |    0    |    0    |    0    |
|          |                             add_ln252_reload_cast_fu_857                            |    0    |    0    |    0    |
|          |                              tmp_71_reload_cast_fu_865                              |    0    |    0    |    0    |
|          |                                  zext_ln262_fu_873                                  |    0    |    0    |    0    |
|          |                              tmp_73_reload_cast_fu_897                              |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                     p_shl_fu_519                                    |    0    |    0    |    0    |
|          |                                     tmp_s_fu_611                                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                      tmp_fu_623                                     |    0    |    0    |    0    |
| bitselect|                                    tmp_36_fu_631                                    |    0    |    0    |    0    |
|          |                                    tmp_37_fu_687                                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                     | 18.2803 |   681   |   679   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------+--------+
|                                                  |   FF   |
+--------------------------------------------------+--------+
|     CGRA_NumTiles_shapes_values_addr_reg_988     |    5   |
|     CGRA_NumTiles_shapes_values_load_reg_1016    |    4   |
|             Tile2XY_0_addr_6_reg_970             |    4   |
|              Tile2XY_0_addr_reg_965              |    4   |
|              Tile2XY_0_load_reg_996              |    2   |
|             Tile2XY_1_addr_6_reg_980             |    4   |
|              Tile2XY_1_addr_reg_975              |    4   |
|              Tile2XY_1_load_reg_1006             |    2   |
|                add_ln192_reg_1052                |    8   |
|               add_ln252_loc_reg_914              |   15   |
|    allocated_tiles_shapes_values_addr_reg_1077   |    9   |
|               and_ln149_1_reg_1105               |    1   |
|               and_ln149_4_reg_1117               |    1   |
|                and_ln149_reg_1099                |    1   |
|                and_ln205_reg_1021                |    1   |
|                and_ln218_reg_1026                |    1   |
|            bypassOptIdx_load_reg_1045            |    8   |
|            bypassSrcOptIdx_loc_reg_956           |    7   |
|                  cmp28_reg_1001                  |    1   |
|                  cmp77_reg_1011                  |    1   |
|                  empty_reg_1123                  |    1   |
|                 i_50_loc_reg_938                 |    4   |
|                icmp_ln169_reg_1089               |    1   |
|                   p_loc_reg_920                  |    8   |
|placement_dynamic_dict_Opt2PC_values_addr_reg_1040|    7   |
|                 retval_0_reg_353                 |    1   |
|                  sub173_reg_1129                 |    4   |
|                  sub182_reg_1134                 |    4   |
|                sub_ln192_reg_1031                |    6   |
|              targetBlock15_reg_1139              |    1   |
|               targetBlock_reg_1036               |    1   |
|                  tileId_reg_1082                 |    4   |
|                  tmp_37_reg_1111                 |    1   |
|                tmp_71_loc_reg_908                |   15   |
|            tmp_71_reload_cast_reg_1146           |   64   |
|                tmp_73_loc_reg_902                |   14   |
|                upperLimit_reg_1060               |    8   |
|                 xDiff_28_reg_344                 |    2   |
|                xDiff_2_loc_reg_932               |    2   |
|              xDiff_2_phi_loc_reg_944             |    2   |
|                 yDiff_210_reg_335                |    2   |
|                yDiff_2_loc_reg_926               |    2   |
|              yDiff_2_phi_loc_reg_950             |    2   |
+--------------------------------------------------+--------+
|                       Total                      |   239  |
+--------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                         Comp                                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  grp_access_fu_185                                  |  p0  |   2  |   4  |    8   ||    9    |
|                                  grp_access_fu_185                                  |  p2  |   2  |   0  |    0   ||    9    |
|                                  grp_access_fu_196                                  |  p0  |   2  |   4  |    8   ||    9    |
|                                  grp_access_fu_196                                  |  p2  |   2  |   0  |    0   ||    9    |
|                                  grp_access_fu_207                                  |  p0  |   2  |   5  |   10   ||    9    |
|                                  grp_access_fu_220                                  |  p0  |   3  |   7  |   21   ||    13   |
|                                  grp_access_fu_233                                  |  p0  |   2  |   9  |   18   ||    9    |
|                                  grp_access_fu_246                                  |  p0  |   2  |  15  |   30   ||    9    |
| grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373 |  p1  |   2  |   2  |    4   ||    9    |
| grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373 |  p2  |   2  |   1  |    2   ||    9    |
| grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373 |  p3  |   2  |   1  |    2   ||    9    |
| grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373 |  p4  |   2  |   2  |    4   ||    9    |
| grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373 |  p5  |   2  |   1  |    2   ||    9    |
| grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373 |  p6  |   2  |   1  |    2   ||    9    |
| grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373 |  p7  |   2  |   6  |   12   ||    9    |
| grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_fu_373 |  p8  |   2  |   4  |    8   ||    9    |
|          grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402         |  p4  |   2  |   4  |    8   ||    9    |
|          grp_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4_fu_402         |  p6  |   2  |   4  |    8   ||    9    |
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                        Total                                        |      |      |      |   147  || 23.3911 ||   166   |
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   18   |   681  |   679  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   23   |    -   |   166  |
|  Register |    -   |   239  |    -   |
+-----------+--------+--------+--------+
|   Total   |   41   |   920  |   845  |
+-----------+--------+--------+--------+
