
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/flash/spi.v; read_verilog ../hdl/bootloader/app.v; read_verilog ../hdl/bootloader/bootloader.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/flash/spi.v
Parsing Verilog input from `../../common/hdl/flash/spi.v' to AST representation.
Generating RTLIL representation for module `\spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/bootloader/app.v
Parsing Verilog input from `../hdl/bootloader/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/bootloader/app.v:116.4-206.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../hdl/bootloader/bootloader.v
Parsing Verilog input from `../hdl/bootloader/bootloader.v' to AST representation.
Generating RTLIL representation for module `\bootloader'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top bootloader; write_json output/bootloader/bootloader.json' --

12. Executing SYNTH_ICE40 pass.

12.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

12.2. Executing HIERARCHY pass (managing design hierarchy).

12.2.1. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \spi
Parameter \BIT_SAMPLES = 4

12.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

12.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

12.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

12.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

12.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

12.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

12.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \SCK_PERIOD_MULTIPLIER = 2

12.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Generating RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3

12.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3
Generating RTLIL representation for module `$paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc'.

12.2.11. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     $paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3

12.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3
Generating RTLIL representation for module `$paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

12.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

12.2.14. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     $paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc
Used module:         $paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3

12.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3
Generating RTLIL representation for module `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3

12.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3
Generating RTLIL representation for module `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo'.

12.2.17. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     $paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc
Used module:         $paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp
Used module:             $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo
Used module:             $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010

12.2.18. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     $paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc
Used module:         $paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp
Used module:             $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo
Used module:             $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\spi'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 13 unused modules.

12.3. Executing PROC pass (convert processes to netlists).

12.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
Cleaned up 1 empty switch.

12.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1250 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1243 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1239 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1232 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1229 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1226 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1223 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1220 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1212 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1205 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1201 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1194 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1191 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1188 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1185 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1182 in module SB_DFFSR.
Removed 1 dead cases from process $proc$../hdl/bootloader/app.v:116$989 in module app.
Marked 16 switch rules as full_case in process $proc$../hdl/bootloader/app.v:116$989 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/bootloader/app.v:84$987 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/bootloader/app.v:60$985 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:91$2367 in module $paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc.
Removed 1 dead cases from process $proc$../../common/hdl/flash/spi.v:131$2338 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 9 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:131$2338 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:99$2331 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:309$1916 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:277$1914 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:251$1900 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:250$2736 in module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:219$2699 in module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$2682 in module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$2664 in module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:254$2650 in module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:220$2629 in module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$2600 in module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$2598 in module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Marked 88 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:337$2392 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:307$2390 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:286$2381 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$2371 in module $paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$1487 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$1471 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1442 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1432 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1430 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1414 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1414 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1412 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1402 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 3 dead cases.

12.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 132 assignments to connections.

12.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1253'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1249'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1242'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1238'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1231'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1228'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1225'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1215'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1211'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1204'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1200'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
  Set init value: \Q = 1'0

12.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1250'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1239'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1229'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1223'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1212'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1201'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1191'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1185'.
Found async reset \rstn in `\app.$proc$../hdl/bootloader/app.v:84$987'.
Found async reset \rstn_i in `\app.$proc$../hdl/bootloader/app.v:60$985'.
Found async reset \rstn_i in `$paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2367'.
Found async reset \rstn_i in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1900'.
Found async reset \app_rstn_i in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2736'.
Found async reset \rstn_i in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
Found async reset \rstn_i in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2682'.
Found async reset \rstn_i in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2664'.
Found async reset \app_rstn_i in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2650'.
Found async reset \rstn_i in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
Found async reset \rstn_i in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2598'.
Found async reset \rstn in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2381'.
Found async reset \rstn in `$paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2371'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1442'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1430'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1402'.

12.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1253'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1250'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1249'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1243'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1242'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1239'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1238'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1232'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1231'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1229'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1228'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1226'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1225'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1219'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1216'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1215'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1211'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1205'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1204'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1201'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1200'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1191'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1181'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1180'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1178'.
Creating decoders for process `\app.$proc$../hdl/bootloader/app.v:116$989'.
     1/36: $1\rd_length_d[15:0] [15:8]
     2/36: $13\state_d[2:0]
     3/36: $4\rd_length_d[15:0]
     4/36: $2\rd_ready[0:0]
     5/36: $2\in_valid[0:0]
     6/36: $1\rd_length_d[15:0] [7:0]
     7/36: $12\state_d[2:0]
     8/36: $11\state_d[2:0]
     9/36: $10\state_d[2:0]
    10/36: $4\wr_length_d[15:0]
    11/36: $2\wr_valid[0:0]
    12/36: $2\out_ready[0:0]
    13/36: $5\rd_length_d[15:0]
    14/36: $9\state_d[2:0]
    15/36: $5\wr_length_d[15:0]
    16/36: $8\state_d[2:0]
    17/36: $1\wr_length_d[15:0] [7:0]
    18/36: $3\rd_length_d[15:8]
    19/36: $7\state_d[2:0]
    20/36: $2\wr_length_d[7:0]
    21/36: $6\state_d[2:0]
    22/36: $2\rd_length_d[7:0]
    23/36: $3\wr_length_d[15:8]
    24/36: $4\state_d[2:0]
    25/36: $3\state_d[2:0]
    26/36: $2\state_d[2:0]
    27/36: $1\out_ready[0:0]
    28/36: $1\boot[0:0]
    29/36: $1\en[0:0]
    30/36: $1\wr_length_d[15:0] [15:8]
    31/36: $5\state_d[2:0]
    32/36: $1\rd_ready[0:0]
    33/36: $1\wr_valid[0:0]
    34/36: $1\in_valid[0:0]
    35/36: $1\state_d[2:0]
    36/36: $1\timer_d[25:0]
Creating decoders for process `\app.$proc$../hdl/bootloader/app.v:84$987'.
     1/5: $0\heartbeat_sq[2:0]
     2/5: $0\timer_q[25:0]
     3/5: $0\rd_length_q[15:0]
     4/5: $0\wr_length_q[15:0]
     5/5: $0\state_q[2:0]
Creating decoders for process `\app.$proc$../hdl/bootloader/app.v:60$985'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2367'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
     1/39: $9\state_d[1:0]
     2/39: $5\rd_data_d[7:0]
     3/39: $4\sck_d[0:0]
     4/39: $8\state_d[1:0]
     5/39: $8\wr_data_d[7:0]
     6/39: $3\sck_d[0:0]
     7/39: $4\rd_data_d[7:0]
     8/39: $2\sck_d[0:0]
     9/39: $3\rd_data_d[7:0]
    10/39: $7\wr_data_d[7:0]
    11/39: $7\state_d[1:0]
    12/39: $5\wr_ready[0:0]
    13/39: $6\wr_data_d[7:0]
    14/39: $6\state_d[1:0]
    15/39: $5\wr_data_d[7:0]
    16/39: $5\state_d[1:0]
    17/39: $4\wr_ready[0:0]
    18/39: $3\wr_ready[0:0]
    19/39: $4\wr_data_d[7:0]
    20/39: $4\state_d[1:0]
    21/39: $3\rd_valid[0:0]
    22/39: $3\bit_cnt_d[2:0]
    23/39: $2\rd_valid[0:0]
    24/39: $2\wr_ready[0:0]
    25/39: $3\wr_data_d[7:0]
    26/39: $3\state_d[1:0]
    27/39: $2\bit_cnt_d[2:0]
    28/39: $2\rd_data_d[7:0]
    29/39: $2\state_d[1:0]
    30/39: $2\wr_data_d[7:0]
    31/39: $2\en_d[0:0]
    32/39: $1\state_d[1:0]
    33/39: $1\rd_valid[0:0]
    34/39: $1\wr_ready[0:0]
    35/39: $1\sck_d[0:0]
    36/39: $1\en_d[0:0]
    37/39: $1\rd_data_d[7:0]
    38/39: $1\wr_data_d[7:0]
    39/39: $1\bit_cnt_d[2:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
     1/6: $0\en_q[0:0]
     2/6: $0\sck_q[0:0]
     3/6: $0\rd_data_q[7:0]
     4/6: $0\wr_data_q[7:0]
     5/6: $0\state_q[1:0]
     6/6: $0\bit_cnt_q[2:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
     1/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.$result[7:0]$2019 [7]
     2/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.$result[7:0]$2019 [5]
     3/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.$result[7:0]$2019 [4]
     4/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.$result[7:0]$2019 [3]
     5/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.$result[7:0]$2019 [2]
     6/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.$result[7:0]$2019 [1]
     7/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.$result[7:0]$2019 [0]
     8/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.$result[7:0]$2016 [7]
     9/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.$result[7:0]$2016 [4]
    10/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.$result[7:0]$2016 [3]
    11/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.$result[7:0]$2016 [2]
    12/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.$result[7:0]$2016 [1]
    13/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.$result[7:0]$2016 [0]
    14/291: $3\dataout_toggle_d[15:0] [15:1]
    15/291: $3\dataout_toggle_d[15:0] [0]
    16/291: $9\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$2316
    17/291: $8\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$2312
    18/291: $7\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$2308
    19/291: $6\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$2304
    20/291: $5\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$2300
    21/291: $4\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$2296
    22/291: $3\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$2292
    23/291: $25\phy_state_d[3:0]
    24/291: $6\in_ready[0:0]
    25/291: $3\datain_toggle_d[15:0] [0]
    26/291: $5\in_ready[0:0]
    27/291: $5\tx_data[7:0]
    28/291: $10\pid_d[3:0]
    29/291: $23\phy_state_d[3:0]
    30/291: $4\tx_data[7:0]
    31/291: $9\pid_d[3:0]
    32/291: $4\in_ready[0:0]
    33/291: $22\phy_state_d[3:0]
    34/291: $3\tx_data[7:0]
    35/291: $8\pid_d[3:0]
    36/291: $3\in_ready[0:0]
    37/291: $2\data_d[15:0] [15:8]
    38/291: $9\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$2253
    39/291: $8\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$2249
    40/291: $7\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$2245
    41/291: $6\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$2241
    42/291: $5\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$2237
    43/291: $4\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$2233
    44/291: $3\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$2229
    45/291: $7\pid_d[3:0]
    46/291: $14\dataout_toggle_d[15:0]
    47/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:462$1884[15:0]$2219
    48/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:462$1883[15:0]$2218
    49/291: $6\pid_d[3:0]
    50/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:462$1884[15:0]$2216
    51/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:462$1883[15:0]$2215
    52/291: $13\dataout_toggle_d[15:0]
    53/291: $15\out_eop[0:0]
    54/291: $12\dataout_toggle_d[15:0]
    55/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:453$1882[15:0]$2204
    56/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:453$1881[15:0]$2203
    57/291: $5\out_err[0:0]
    58/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:462$1884[15:0]$2196
    59/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:462$1883[15:0]$2195
    60/291: $11\dataout_toggle_d[15:0]
    61/291: $5\pid_d[3:0]
    62/291: $21\phy_state_d[3:0]
    63/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:453$1882[15:0]$2194
    64/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:453$1881[15:0]$2193
    65/291: $14\out_eop[0:0]
    66/291: $4\out_err[0:0]
    67/291: $11\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2190
    68/291: $10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186
    69/291: $9\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2182
    70/291: $8\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2178
    71/291: $7\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2174
    72/291: $6\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2170
    73/291: $5\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2166
    74/291: $4\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2162
    75/291: $3\out_valid[0:0]
    76/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:462$1884[15:0]$2159
    77/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:462$1883[15:0]$2158
    78/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:453$1882[15:0]$2157
    79/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:453$1881[15:0]$2156
    80/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1880.i[3:0]$2155
    81/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1880.crc[15:0]$2154
    82/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1880.data[7:0]$2153
    83/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2152
    84/291: $13\out_eop[0:0]
    85/291: $3\out_err[0:0]
    86/291: $10\dataout_toggle_d[15:0]
    87/291: $4\pid_d[3:0]
    88/291: $20\phy_state_d[3:0]
    89/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.$result[7:0]$2019 [6]
    90/291: $9\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2145
    91/291: $8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141
    92/291: $7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137
    93/291: $6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133
    94/291: $5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129
    95/291: $4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125
    96/291: $3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121
    97/291: $19\phy_state_d[3:0]
    98/291: $24\phy_state_d[3:0]
    99/291: $9\dataout_toggle_d[0:0]
   100/291: $13\datain_toggle_d[0:0]
   101/291: $18\phy_state_d[3:0]
   102/291: $11\out_eop[0:0]
   103/291: $8\dataout_toggle_d[0:0]
   104/291: $12\datain_toggle_d[0:0]
   105/291: $10\out_eop[0:0]
   106/291: $7\dataout_toggle_d[0:0]
   107/291: $11\datain_toggle_d[0:0]
   108/291: $17\phy_state_d[3:0]
   109/291: $5\frame_d[10:0]
   110/291: $9\out_eop[0:0]
   111/291: $6\dataout_toggle_d[0:0]
   112/291: $10\datain_toggle_d[0:0]
   113/291: $5\endp_d[3:0]
   114/291: $5\addr_d[6:0]
   115/291: $16\phy_state_d[3:0]
   116/291: $8\out_eop[0:0]
   117/291: $5\dataout_toggle_d[0:0]
   118/291: $9\datain_toggle_d[0:0]
   119/291: $4\frame_d[10:0]
   120/291: $4\endp_d[3:0]
   121/291: $4\addr_d[6:0]
   122/291: $15\phy_state_d[3:0]
   123/291: $14\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2110
   124/291: $13\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2106
   125/291: $12\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2102
   126/291: $11\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2098
   127/291: $10\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2094
   128/291: $9\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2090
   129/291: $8\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2086
   130/291: $7\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2082
   131/291: $6\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2078
   132/291: $5\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2074
   133/291: $4\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2070
   134/291: $7\out_eop[0:0]
   135/291: $4\dataout_toggle_d[0:0]
   136/291: $8\datain_toggle_d[0:0]
   137/291: $3\frame_d[10:0]
   138/291: $3\endp_d[3:0]
   139/291: $3\addr_d[6:0]
   140/291: $14\phy_state_d[3:0]
   141/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1878.i[2:0]$2067
   142/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1878.$result[4:0]$2065 [3]
   143/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1878.$result[4:0]$2065 [2]
   144/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1878.$result[4:0]$2065 [1]
   145/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1878.$result[4:0]$2065 [0]
   146/291: $12\out_eop[0:0]
   147/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1878.data[4:0]$2066
   148/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1877.i[3:0]$2064
   149/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2062
   150/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1877.data[10:0]$2063
   151/291: $2\data_d[15:0] [7:0]
   152/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.$result[7:0]$2016 [5]
   153/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1878.$result[4:0]$2065 [4]
   154/291: $10\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$2257
   155/291: $13\phy_state_d[3:0]
   156/291: $11\phy_state_d[3:0]
   157/291: $6\in_data_ack[0:0]
   158/291: $6\out_eop[0:0]
   159/291: $7\datain_toggle_d[15:0]
   160/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:382$1876[15:0]$2048
   161/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:382$1875[15:0]$2047
   162/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:382$1876[15:0]$2043
   163/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:382$1875[15:0]$2042
   164/291: $5\in_data_ack[0:0]
   165/291: $5\out_eop[0:0]
   166/291: $6\datain_toggle_d[15:0]
   167/291: $10\phy_state_d[3:0]
   168/291: $9\phy_state_d[3:0]
   169/291: $8\phy_state_d[3:0]
   170/291: $7\phy_state_d[3:0]
   171/291: $6\phy_state_d[3:0]
   172/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:382$1876[15:0]$2029
   173/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:382$1875[15:0]$2028
   174/291: $4\in_data_ack[0:0]
   175/291: $4\out_eop[0:0]
   176/291: $5\datain_toggle_d[15:0]
   177/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:382$1876[15:0]$2027
   178/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:382$1875[15:0]$2026
   179/291: $3\in_data_ack[0:0]
   180/291: $3\out_eop[0:0]
   181/291: $4\datain_toggle_d[15:0]
   182/291: $5\phy_state_d[3:0]
   183/291: $3\pid_d[3:0]
   184/291: $4\phy_state_d[3:0]
   185/291: $3\phy_state_d[3:0]
   186/291: $2\phy_state_d[3:0]
   187/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.i[3:0]$2021
   188/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1888.data[7:0]$2020
   189/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.$result[7:0]$2016 [6]
   190/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.i[3:0]$2018
   191/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1887.data[7:0]$2017
   192/291: $3\datain_toggle_d[15:0] [15:1]
   193/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1886.i[3:0]$2015
   194/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1886.crc[15:0]$2014
   195/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1886.data[7:0]$2013
   196/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$2012
   197/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1885.i[3:0]$2011
   198/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1885.crc[15:0]$2010
   199/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1885.data[7:0]$2009
   200/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$2008
   201/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:462$1884[15:0]$2007
   202/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:462$1883[15:0]$2006
   203/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:453$1882[15:0]$2005
   204/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:453$1881[15:0]$2004
   205/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1880.i[3:0]$2003
   206/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1880.crc[15:0]$2002
   207/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1880.data[7:0]$2001
   208/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2000
   209/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1879.i[3:0]$1999
   210/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1879.crc[15:0]$1998
   211/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1879.data[7:0]$1997
   212/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$1996
   213/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1878.i[2:0]$1995
   214/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1878.data[4:0]$1994
   215/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1878.$result[4:0]$1993
   216/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1877.i[3:0]$1992
   217/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1877.data[10:0]$1991
   218/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$1990
   219/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:382$1876[15:0]$1989
   220/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:382$1875[15:0]$1988
   221/291: $2\in_req[0:0]
   222/291: $2\in_ready[0:0]
   223/291: $2\tx_valid[0:0]
   224/291: $2\tx_data[7:0]
   225/291: $2\in_data_ack[0:0]
   226/291: $2\out_eop[0:0]
   227/291: $2\out_err[0:0]
   228/291: $2\out_valid[0:0]
   229/291: $2\in_byte_d[3:0]
   230/291: $10\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2149
   231/291: $10\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$2320
   232/291: $2\crc16_d[15:0]
   233/291: $2\frame_d[10:0]
   234/291: $2\endp_d[3:0]
   235/291: $2\addr_d[6:0]
   236/291: $2\pid_d[3:0]
   237/291: $12\phy_state_d[3:0]
   238/291: $1\out_err[0:0]
   239/291: $1\phy_state_d[3:0]
   240/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1888.i[3:0]$1987
   241/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1888.data[7:0]$1986
   242/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1888.$result[7:0]$1985
   243/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1887.i[3:0]$1984
   244/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1887.data[7:0]$1983
   245/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1887.$result[7:0]$1982
   246/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1886.i[3:0]$1981
   247/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1886.crc[15:0]$1980
   248/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1886.data[7:0]$1979
   249/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1886.$result[15:0]$1978
   250/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1885.i[3:0]$1977
   251/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1885.crc[15:0]$1976
   252/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1885.data[7:0]$1975
   253/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1885.$result[15:0]$1974
   254/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:462$1884[15:0]$1973
   255/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:462$1883[15:0]$1972
   256/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:453$1882[15:0]$1971
   257/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:453$1881[15:0]$1970
   258/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1880.i[3:0]$1969
   259/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1880.crc[15:0]$1968
   260/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1880.data[7:0]$1967
   261/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$1966
   262/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1879.i[3:0]$1965
   263/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1879.crc[15:0]$1964
   264/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1879.data[7:0]$1963
   265/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$1962
   266/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1878.i[2:0]$1961
   267/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1878.data[4:0]$1960
   268/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1878.$result[4:0]$1959
   269/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1877.i[3:0]$1958
   270/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1877.data[10:0]$1957
   271/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$1956
   272/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:382$1876[15:0]$1955
   273/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:382$1875[15:0]$1954
   274/291: $1\in_req[0:0]
   275/291: $1\in_ready[0:0]
   276/291: $1\tx_valid[0:0]
   277/291: $1\tx_data[7:0]
   278/291: $1\in_data_ack[0:0]
   279/291: $1\out_eop[0:0]
   280/291: $1\out_valid[0:0]
   281/291: $1\in_byte_d[3:0]
   282/291: $2\dataout_toggle_d[15:0]
   283/291: $2\datain_toggle_d[15:0]
   284/291: $1\crc16_d[15:0]
   285/291: $1\frame_d[10:0]
   286/291: $1\endp_d[3:0]
   287/291: $1\addr_d[6:0]
   288/291: $1\pid_d[3:0]
   289/291: $1\data_d[15:0]
   290/291: $1\dataout_toggle_d[1:1]
   291/291: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1900'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2736'.
     1/3: $0\genblk1.u_ltx4_async_data.in_iready_sq[1:0]
     2/3: $0\genblk1.u_ltx4_async_data.in_data_q[7:0]
     3/3: $0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0]
Creating decoders for process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
     1/16: $4$lookahead\in_fifo_q$2698[71:0]$2721
     2/16: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2660[71:0]$2720
     3/16: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2659[71:0]$2719
     4/16: $3$lookahead\in_fifo_q$2698[71:0]$2715
     5/16: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2660[71:0]$2714
     6/16: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2659[71:0]$2713
     7/16: $2$lookahead\in_fifo_q$2698[71:0]$2710
     8/16: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2660[71:0]$2709
     9/16: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2659[71:0]$2708
    10/16: $1$lookahead\in_fifo_q$2698[71:0]$2706
    11/16: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2660[71:0]$2705
    12/16: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2659[71:0]$2704
    13/16: $0\genblk1.u_ltx4_async_data.in_ovalid_sq[1:0]
    14/16: $0\genblk1.u_ltx4_async_data.in_ovalid_mask_q[0:0]
    15/16: $0\delay_in_cnt_q[1:0]
    16/16: $0\in_last_q[3:0]
Creating decoders for process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2682'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2664'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2650'.
     1/2: $0\genblk1.u_ltx4_async_data.out_ovalid_sq[1:0]
     2/2: $0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0]
Creating decoders for process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
     1/6: $0\genblk1.u_ltx4_async_data.out_iready_sq[1:0]
     2/6: $0\genblk1.u_ltx4_async_data.out_data_q[7:0]
     3/6: $0\genblk1.u_ltx4_async_data.out_iready_mask_q[0:0]
     4/6: $0\delay_out_cnt_q[1:0]
     5/6: $0\out_full_q[0:0]
     6/6: $0\out_first_q[3:0]
Creating decoders for process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2597[71:0]$2614
     5/23: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2596[71:0]$2613
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2597[71:0]$2608
    14/23: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2596[71:0]$2607
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2597[71:0]$2605
    21/23: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2596[71:0]$2604
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2598'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
     1/214: $18\state_d[2:0]
     2/214: $17\state_d[2:0]
     3/214: $16\state_d[2:0]
     4/214: $14\in_valid[0:0]
     5/214: $9\in_data[7:0]
     6/214: $13\in_valid[0:0]
     7/214: $8\in_data[7:0]
     8/214: $12\in_valid[0:0]
     9/214: $7\in_data[7:0]
    10/214: $12\byte_cnt_d[6:0]
    11/214: $15\state_d[2:0]
    12/214: $14\state_d[2:0]
    13/214: $13\state_d[2:0]
    14/214: $11\in_valid[0:0]
    15/214: $6\in_data[7:0]
    16/214: $11\byte_cnt_d[6:0]
    17/214: $12\state_d[2:0]
    18/214: $10\in_valid[0:0]
    19/214: $5\in_data[7:0]
    20/214: $10\byte_cnt_d[6:0]
    21/214: $9\in_valid[0:0]
    22/214: $4\in_data[7:0]
    23/214: $9\byte_cnt_d[6:0]
    24/214: $11\state_d[2:0]
    25/214: $9\in_zlp[0:0]
    26/214: $11\in_toggle_reset[0:0]
    27/214: $11\out_toggle_reset[0:0]
    28/214: $11\dev_state_dd[1:0]
    29/214: $10\dev_state_dd[1:0]
    30/214: $10\addr_dd[6:0]
    31/214: $10\out_toggle_reset[0:0]
    32/214: $10\in_toggle_reset[0:0]
    33/214: $10\state_d[2:0]
    34/214: $9\out_toggle_reset[0:0]
    35/214: $9\in_toggle_reset[0:0]
    36/214: $9\addr_dd[6:0]
    37/214: $9\dev_state_dd[1:0]
    38/214: $8\out_toggle_reset[0:0]
    39/214: $8\in_toggle_reset[0:0]
    40/214: $8\addr_dd[6:0]
    41/214: $8\dev_state_dd[1:0]
    42/214: $9\state_d[2:0]
    43/214: $8\in_valid[0:0]
    44/214: $8\in_zlp[0:0]
    45/214: $8\byte_cnt_d[6:0]
    46/214: $8\state_d[2:0]
    47/214: $7\out_toggle_reset[0:0]
    48/214: $7\in_toggle_reset[0:0]
    49/214: $7\in_valid[0:0]
    50/214: $7\in_zlp[0:0]
    51/214: $7\addr_dd[6:0]
    52/214: $7\dev_state_dd[1:0]
    53/214: $7\byte_cnt_d[6:0]
    54/214: $7\state_d[2:0]
    55/214: $6\out_toggle_reset[0:0]
    56/214: $6\in_toggle_reset[0:0]
    57/214: $6\in_valid[0:0]
    58/214: $6\in_zlp[0:0]
    59/214: $6\addr_dd[6:0]
    60/214: $6\dev_state_dd[1:0]
    61/214: $6\byte_cnt_d[6:0]
    62/214: $5\out_toggle_reset[0:0]
    63/214: $5\in_toggle_reset[0:0]
    64/214: $5\in_valid[0:0]
    65/214: $5\in_zlp[0:0]
    66/214: $5\addr_dd[6:0]
    67/214: $5\dev_state_dd[1:0]
    68/214: $5\byte_cnt_d[6:0]
    69/214: $6\state_d[2:0]
    70/214: $65\req_d[3:0]
    71/214: $64\req_d[3:0]
    72/214: $63\req_d[3:0]
    73/214: $62\req_d[3:0]
    74/214: $9\max_length_d[6:0]
    75/214: $61\req_d[3:0]
    76/214: $60\req_d[3:0]
    77/214: $59\req_d[3:0]
    78/214: $8\max_length_d[6:0]
    79/214: $58\req_d[3:0]
    80/214: $57\req_d[3:0]
    81/214: $56\req_d[3:0]
    82/214: $55\req_d[3:0]
    83/214: $7\max_length_d[6:0]
    84/214: $54\req_d[3:0]
    85/214: $53\req_d[3:0]
    86/214: $52\req_d[3:0]
    87/214: $6\max_length_d[6:0]
    88/214: $51\req_d[3:0]
    89/214: $50\req_d[3:0]
    90/214: $49\req_d[3:0]
    91/214: $48\req_d[3:0]
    92/214: $47\req_d[3:0]
    93/214: $46\req_d[3:0]
    94/214: $45\req_d[3:0]
    95/214: $44\req_d[3:0]
    96/214: $43\req_d[3:0]
    97/214: $42\req_d[3:0]
    98/214: $41\req_d[3:0]
    99/214: $40\req_d[3:0]
   100/214: $39\req_d[3:0]
   101/214: $38\req_d[3:0]
   102/214: $37\req_d[3:0]
   103/214: $36\req_d[3:0]
   104/214: $35\req_d[3:0]
   105/214: $34\req_d[3:0]
   106/214: $33\req_d[3:0]
   107/214: $32\req_d[3:0]
   108/214: $31\req_d[3:0]
   109/214: $30\req_d[3:0]
   110/214: $29\req_d[3:0]
   111/214: $28\req_d[3:0]
   112/214: $27\req_d[3:0]
   113/214: $8\dev_state_d[1:0]
   114/214: $26\req_d[3:0]
   115/214: $7\dev_state_d[1:0]
   116/214: $25\req_d[3:0]
   117/214: $7\addr_d[6:0]
   118/214: $24\req_d[3:0]
   119/214: $23\req_d[3:0]
   120/214: $22\req_d[3:0]
   121/214: $21\req_d[3:0]
   122/214: $20\req_d[3:0]
   123/214: $19\req_d[3:0]
   124/214: $18\req_d[3:0]
   125/214: $6\dev_state_d[1:0]
   126/214: $6\addr_d[6:0]
   127/214: $17\req_d[3:0]
   128/214: $16\req_d[3:0]
   129/214: $15\req_d[3:0]
   130/214: $14\req_d[3:0]
   131/214: $13\req_d[3:0]
   132/214: $12\req_d[3:0]
   133/214: $11\req_d[3:0]
   134/214: $10\req_d[3:0]
   135/214: $9\req_d[3:0]
   136/214: $8\req_d[3:0]
   137/214: $7\req_d[3:0]
   138/214: $6\req_d[3:0]
   139/214: $5\req_d[3:0]
   140/214: $5\rec_d[1:0]
   141/214: $5\class_d[0:0]
   142/214: $5\in_dir_d[0:0]
   143/214: $5\in_endp_d[0:0]
   144/214: $5\dev_state_d[1:0]
   145/214: $5\max_length_d[6:0]
   146/214: $5\addr_d[6:0]
   147/214: $4\in_endp_d[0:0]
   148/214: $4\dev_state_d[1:0]
   149/214: $4\req_d[3:0]
   150/214: $4\rec_d[1:0]
   151/214: $4\class_d[0:0]
   152/214: $4\in_dir_d[0:0]
   153/214: $4\max_length_d[6:0]
   154/214: $4\addr_d[6:0]
   155/214: $4\byte_cnt_d[6:0]
   156/214: $4\out_toggle_reset[0:0]
   157/214: $4\in_toggle_reset[0:0]
   158/214: $4\in_valid[0:0]
   159/214: $4\in_zlp[0:0]
   160/214: $4\addr_dd[6:0]
   161/214: $4\dev_state_dd[1:0]
   162/214: $5\state_d[2:0]
   163/214: $3\out_toggle_reset[0:0]
   164/214: $3\in_toggle_reset[0:0]
   165/214: $3\in_valid[0:0]
   166/214: $3\in_zlp[0:0]
   167/214: $3\in_data[7:0]
   168/214: $3\in_endp_d[0:0]
   169/214: $3\addr_dd[6:0]
   170/214: $3\dev_state_dd[1:0]
   171/214: $3\dev_state_d[1:0]
   172/214: $3\req_d[3:0]
   173/214: $3\rec_d[1:0]
   174/214: $3\class_d[0:0]
   175/214: $3\in_dir_d[0:0]
   176/214: $3\max_length_d[6:0]
   177/214: $3\byte_cnt_d[6:0]
   178/214: $4\state_d[2:0]
   179/214: $3\addr_d[6:0]
   180/214: $3\state_d[2:0]
   181/214: $2\out_toggle_reset[0:0]
   182/214: $2\in_toggle_reset[0:0]
   183/214: $2\in_valid[0:0]
   184/214: $2\in_zlp[0:0]
   185/214: $2\in_data[7:0]
   186/214: $2\in_endp_d[0:0]
   187/214: $2\addr_dd[6:0]
   188/214: $2\dev_state_dd[1:0]
   189/214: $2\dev_state_d[1:0]
   190/214: $2\req_d[3:0]
   191/214: $2\rec_d[1:0]
   192/214: $2\class_d[0:0]
   193/214: $2\in_dir_d[0:0]
   194/214: $2\max_length_d[6:0]
   195/214: $2\byte_cnt_d[6:0]
   196/214: $2\addr_d[6:0]
   197/214: $2\state_d[2:0]
   198/214: $1\state_d[2:0]
   199/214: $1\out_toggle_reset[0:0]
   200/214: $1\in_toggle_reset[0:0]
   201/214: $1\in_valid[0:0]
   202/214: $1\in_zlp[0:0]
   203/214: $1\in_data[7:0]
   204/214: $1\in_endp_d[0:0]
   205/214: $1\addr_dd[6:0]
   206/214: $1\dev_state_dd[1:0]
   207/214: $1\dev_state_d[1:0]
   208/214: $1\req_d[3:0]
   209/214: $1\rec_d[1:0]
   210/214: $1\class_d[0:0]
   211/214: $1\in_dir_d[0:0]
   212/214: $1\max_length_d[6:0]
   213/214: $1\byte_cnt_d[6:0]
   214/214: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2381'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2371'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1487'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1442'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1432'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1430'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1414'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1402'.
     1/1: $0\clk_cnt_q[1:0]

12.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `\app.\wr_valid' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `\app.\rd_ready' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `\app.\wr_length_d' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `\app.\rd_length_d' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `\app.\timer_d' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `\app.\en' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `\app.\boot' from process `\app.$proc$../hdl/bootloader/app.v:116$989'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_ready' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_valid' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:382$1875' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:382$1876' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1877.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1877.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1877.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1878.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1878.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1878.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1879.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1879.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1879.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1879.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1880.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1880.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1880.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1880.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:453$1881' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:453$1882' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:462$1883' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:462$1884' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1885.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1885.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1885.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1885.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1886.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1886.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1886.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1886.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1887.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1887.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1887.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1888.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1888.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1888.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_state_d' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_fifo_d' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_last_d' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_last_dd' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_nak_d' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2596' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2597' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1487'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1487'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1487'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1487'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1487'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1432'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1414'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1414'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1414'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1414'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1414'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1414'.

12.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1250'.
  created $adff cell `$procdff$13038' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1243'.
  created $dff cell `$procdff$13039' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1239'.
  created $adff cell `$procdff$13040' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1232'.
  created $dff cell `$procdff$13041' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1229'.
  created $adff cell `$procdff$13042' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1226'.
  created $dff cell `$procdff$13043' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1223'.
  created $adff cell `$procdff$13044' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1220'.
  created $dff cell `$procdff$13045' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1218'.
  created $dff cell `$procdff$13046' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1216'.
  created $dff cell `$procdff$13047' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1212'.
  created $adff cell `$procdff$13048' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1205'.
  created $dff cell `$procdff$13049' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1201'.
  created $adff cell `$procdff$13050' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1194'.
  created $dff cell `$procdff$13051' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1191'.
  created $adff cell `$procdff$13052' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1188'.
  created $dff cell `$procdff$13053' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1185'.
  created $adff cell `$procdff$13054' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1182'.
  created $dff cell `$procdff$13055' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1180'.
  created $dff cell `$procdff$13056' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1178'.
  created $dff cell `$procdff$13057' with positive edge clock.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/bootloader/app.v:84$987'.
  created $adff cell `$procdff$13058' with positive edge clock and negative level reset.
Creating register for signal `\app.\wr_length_q' using process `\app.$proc$../hdl/bootloader/app.v:84$987'.
  created $adff cell `$procdff$13059' with positive edge clock and negative level reset.
Creating register for signal `\app.\rd_length_q' using process `\app.$proc$../hdl/bootloader/app.v:84$987'.
  created $adff cell `$procdff$13060' with positive edge clock and negative level reset.
Creating register for signal `\app.\timer_q' using process `\app.$proc$../hdl/bootloader/app.v:84$987'.
  created $adff cell `$procdff$13061' with positive edge clock and negative level reset.
Creating register for signal `\app.\heartbeat_sq' using process `\app.$proc$../hdl/bootloader/app.v:84$987'.
  created $adff cell `$procdff$13062' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/bootloader/app.v:60$985'.
  created $adff cell `$procdff$13063' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc.\rstn_sq' using process `$paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2367'.
  created $adff cell `$procdff$13064' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
  created $adff cell `$procdff$13065' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
  created $adff cell `$procdff$13066' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
  created $adff cell `$procdff$13067' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
  created $adff cell `$procdff$13068' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
  created $adff cell `$procdff$13069' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
  created $adff cell `$procdff$13070' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13071' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13072' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13073' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13074' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13075' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13076' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13077' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13078' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13079' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
  created $adff cell `$procdff$13080' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1900'.
  created $adff cell `$procdff$13081' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1900'.
  created $adff cell `$procdff$13082' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1900'.
  created $adff cell `$procdff$13083' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1900'.
  created $adff cell `$procdff$13084' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_iready_mask_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2736'.
  created $adff cell `$procdff$13085' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_data_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2736'.
  created $adff cell `$procdff$13086' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_iready_sq' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2736'.
  created $adff cell `$procdff$13087' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_fifo_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
  created $adff cell `$procdff$13088' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_last_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
  created $adff cell `$procdff$13089' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\delay_in_cnt_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
  created $adff cell `$procdff$13090' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_sq' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
  created $adff cell `$procdff$13091' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_mask_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
  created $adff cell `$procdff$13092' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2659' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
  created $adff cell `$procdff$13093' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2660' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
  created $adff cell `$procdff$13094' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$lookahead\in_fifo_q$2698' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
  created $adff cell `$procdff$13095' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_first_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2682'.
  created $adff cell `$procdff$13096' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_first_qq' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2682'.
  created $adff cell `$procdff$13097' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_req_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2664'.
  created $adff cell `$procdff$13098' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_state_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2664'.
  created $adff cell `$procdff$13099' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_valid_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2664'.
  created $adff cell `$procdff$13100' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_mask_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2650'.
  created $adff cell `$procdff$13101' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_sq' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2650'.
  created $adff cell `$procdff$13102' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_first_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
  created $adff cell `$procdff$13103' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_full_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
  created $adff cell `$procdff$13104' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\delay_out_cnt_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
  created $adff cell `$procdff$13105' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_iready_sq' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
  created $adff cell `$procdff$13106' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_iready_mask_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
  created $adff cell `$procdff$13107' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_data_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
  created $adff cell `$procdff$13108' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_state_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2598'.
  created $adff cell `$procdff$13109' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_fifo_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2598'.
  created $adff cell `$procdff$13110' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_last_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2598'.
  created $adff cell `$procdff$13111' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_last_qq' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2598'.
  created $adff cell `$procdff$13112' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_nak_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2598'.
  created $adff cell `$procdff$13113' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13114' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13115' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13116' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13117' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13118' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13119' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13120' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13121' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13122' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13123' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
  created $adff cell `$procdff$13124' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2381'.
  created $adff cell `$procdff$13125' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2381'.
  created $adff cell `$procdff$13126' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\usb_reset_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2381'.
  created $adff cell `$procdff$13127' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2371'.
  created $adff cell `$procdff$13128' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
  created $adff cell `$procdff$13129' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
  created $adff cell `$procdff$13130' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
  created $adff cell `$procdff$13131' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
  created $adff cell `$procdff$13132' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
  created $adff cell `$procdff$13133' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
  created $adff cell `$procdff$13134' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
  created $adff cell `$procdff$13135' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
  created $adff cell `$procdff$13136' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
  created $adff cell `$procdff$13137' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1442'.
  created $adff cell `$procdff$13138' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1430'.
  created $adff cell `$procdff$13139' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1430'.
  created $adff cell `$procdff$13140' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
  created $adff cell `$procdff$13141' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
  created $adff cell `$procdff$13142' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
  created $adff cell `$procdff$13143' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
  created $adff cell `$procdff$13144' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
  created $adff cell `$procdff$13145' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
  created $adff cell `$procdff$13146' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1402'.
  created $adff cell `$procdff$13147' with positive edge clock and negative level reset.

12.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1253'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1250'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1250'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1249'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1243'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1243'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1242'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1239'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1239'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1238'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1232'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1232'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1231'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1229'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1228'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1226'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1226'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1225'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1223'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1220'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1220'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1219'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1218'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1218'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1217'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1216'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1215'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1212'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1212'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1211'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1205'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1205'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1204'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1201'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1201'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1200'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1194'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1194'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1191'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1188'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1188'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1185'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1182'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1182'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1181'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1180'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1180'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1178'.
Found and cleaned up 16 empty switches in `\app.$proc$../hdl/bootloader/app.v:116$989'.
Removing empty process `app.$proc$../hdl/bootloader/app.v:116$989'.
Removing empty process `app.$proc$../hdl/bootloader/app.v:84$987'.
Removing empty process `app.$proc$../hdl/bootloader/app.v:60$985'.
Removing empty process `$paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2367'.
Found and cleaned up 9 empty switches in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2338'.
Found and cleaned up 1 empty switch in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2331'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1916'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1914'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1900'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1900'.
Found and cleaned up 2 empty switches in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2736'.
Removing empty process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2736'.
Found and cleaned up 4 empty switches in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
Removing empty process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2699'.
Found and cleaned up 5 empty switches in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2682'.
Removing empty process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2682'.
Found and cleaned up 6 empty switches in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2664'.
Removing empty process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2664'.
Found and cleaned up 2 empty switches in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2650'.
Removing empty process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2650'.
Found and cleaned up 4 empty switches in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
Removing empty process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2629'.
Found and cleaned up 5 empty switches in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
Removing empty process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2600'.
Found and cleaned up 1 empty switch in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2598'.
Removing empty process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2598'.
Found and cleaned up 88 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2392'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2390'.
Found and cleaned up 2 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2381'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2381'.
Removing empty process `$paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2371'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1487'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1487'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1471'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1442'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1442'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1432'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1432'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1430'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1414'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1414'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1412'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1402'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1402'.
Cleaned up 287 empty switches.

12.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
Optimizing module app.
<suppressed ~23 debug messages>
Optimizing module $paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
<suppressed ~17 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~150 debug messages>
Optimizing module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
<suppressed ~28 debug messages>
Optimizing module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
<suppressed ~26 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~101 debug messages>
Optimizing module $paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

12.4. Executing FLATTEN pass (flatten design).
Deleting now unused module app.
Deleting now unused module $paramod$b7e4e99d5fe317a630fa50ac2733a937dbfe164f\usb_cdc.
Deleting now unused module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Deleting now unused module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Deleting now unused module $paramod$8c51817b4039a4ca88648fdb5aec6949d55d73e3\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~10 debug messages>

12.5. Executing TRIBUF pass.

12.6. Executing DEMINOUT pass (demote inout ports to input or output).

12.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~32 debug messages>

12.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 436 unused cells and 3580 unused wires.
<suppressed ~448 debug messages>

12.9. Executing CHECK pass (checking for obvious problems).
Checking module bootloader...
Found and reported 0 problems.

12.10. Executing OPT pass (performing simple optimizations).

12.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~2943 debug messages>
Removed a total of 981 cells.

12.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7536: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7539: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10755.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10759.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10783.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10789.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10839.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10904.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10908.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10940.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10944.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10981.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11015.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11054.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11094.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11104.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3348.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3355.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11131.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11135.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11220.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2856.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11266.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11325.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11352.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11363.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11423.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11475.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11488.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11553.
    dead port 1/2 on $mux $flatten\u_app.$procmux$3067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11566.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11608.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11628.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11647.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11687.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11758.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11816.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7963.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8037.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8075.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8356.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8552.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8783.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8829.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9172.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9185.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9427.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9823.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9829.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9999.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2930.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2940.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2811.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2951.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2962.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2971.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3796.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3945.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4227.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4647.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4867.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5185.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5211.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5233.
    dead port 1/2 on $mux $flatten\u_app.\u_spi.$procmux$3111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5252.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5290.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10080.
    dead port 1/2 on $mux $flatten\u_app.\u_spi.$procmux$3122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5655.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5798.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5928.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5945.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5945.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5978.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6028.
    dead port 1/2 on $mux $flatten\u_app.\u_spi.$procmux$3133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6032.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6154.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6279.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10165.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6398.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6509.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10214.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10243.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10245.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7066.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7112.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10308.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10337.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7195.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10369.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10381.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3184.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3189.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3008.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12161.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12220.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12234.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12327.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12349.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12472.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12505.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3220.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10512.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10514.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10542.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10546.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10568.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12738.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12756.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12807.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10609.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12907.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12915.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10658.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12948.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10692.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10696.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13000.
Removed 1599 multiplexer ports.
<suppressed ~185 debug messages>

12.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3082: { $flatten\u_app.$procmux$2789_CMP $auto$opt_reduce.cc:134:opt_mux$13151 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2786: { $flatten\u_app.$procmux$2790_CMP $flatten\u_app.$procmux$2788_CMP $auto$opt_reduce.cc:134:opt_mux$13153 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3019: { $auto$opt_reduce.cc:134:opt_mux$13157 $flatten\u_app.$procmux$2789_CMP $auto$opt_reduce.cc:134:opt_mux$13155 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3037: { $auto$opt_reduce.cc:134:opt_mux$13161 $auto$opt_reduce.cc:134:opt_mux$13159 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3399: { $flatten\u_app.\u_spi.$procmux$3368_CMP $flatten\u_app.\u_spi.$procmux$3210_CMP $auto$opt_reduce.cc:134:opt_mux$13163 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3379: { $auto$opt_reduce.cc:134:opt_mux$13165 $flatten\u_app.\u_spi.$procmux$3210_CMP $flatten\u_app.\u_spi.$procmux$3116_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5870: $auto$opt_reduce.cc:134:opt_mux$13167
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3384: { $flatten\u_app.\u_spi.$procmux$3349_CMP $auto$opt_reduce.cc:134:opt_mux$13169 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3028: { $auto$opt_reduce.cc:134:opt_mux$13171 $flatten\u_app.$procmux$2787_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3073: { $flatten\u_app.$procmux$2788_CMP $auto$opt_reduce.cc:134:opt_mux$13173 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2915: { $flatten\u_app.$procmux$2793_CMP $flatten\u_app.$procmux$2789_CMP $auto$opt_reduce.cc:134:opt_mux$13175 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3389: { $auto$opt_reduce.cc:134:opt_mux$13177 $flatten\u_app.\u_spi.$procmux$3210_CMP $flatten\u_app.\u_spi.$procmux$3116_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6994: $auto$opt_reduce.cc:134:opt_mux$13179
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7010: $auto$opt_reduce.cc:134:opt_mux$13181
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3046: { $flatten\u_app.$procmux$2792_CMP $flatten\u_app.$procmux$2789_CMP $auto$opt_reduce.cc:134:opt_mux$13183 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7117: { $flatten\u_usb_cdc.\u_sie.$procmux$3806_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1905_Y $auto$opt_reduce.cc:134:opt_mux$13185 $flatten\u_usb_cdc.\u_sie.$procmux$3530_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2819: { $flatten\u_app.$procmux$2791_CMP $flatten\u_app.$procmux$2788_CMP $auto$opt_reduce.cc:134:opt_mux$13187 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3091: { $flatten\u_app.$procmux$2788_CMP $auto$opt_reduce.cc:134:opt_mux$13189 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3369: { $flatten\u_app.\u_spi.$procmux$3210_CMP $auto$opt_reduce.cc:134:opt_mux$13191 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12552: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11994_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1457_Y $auto$opt_reduce.cc:134:opt_mux$13193 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3804: $auto$opt_reduce.cc:134:opt_mux$13195
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12942: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12770_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12685_CMP $auto$opt_reduce.cc:134:opt_mux$13197 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12982: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12770_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12685_CMP $auto$opt_reduce.cc:134:opt_mux$13199 }
  Optimizing cells in module \bootloader.
Performed a total of 23 changes.

12.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

12.10.6. Executing OPT_DFF pass (perform DFF optimizations).

12.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 2625 unused wires.
<suppressed ~1 debug messages>

12.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.10.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~195 debug messages>

12.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10127: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10106_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10130_CMP $auto$opt_reduce.cc:134:opt_mux$13201 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10392: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10277_CMP $auto$opt_reduce.cc:134:opt_mux$13203 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10747: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10106_CMP $auto$opt_reduce.cc:134:opt_mux$13205 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10128_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9434: $auto$opt_reduce.cc:134:opt_mux$13207
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9664: { $auto$opt_reduce.cc:134:opt_mux$13211 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10130_CMP $auto$opt_reduce.cc:134:opt_mux$13209 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9903: $auto$opt_reduce.cc:134:opt_mux$13213
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6326: { $flatten\u_usb_cdc.\u_sie.$procmux$5948_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5947_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12966: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2325_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12685_CMP $auto$opt_reduce.cc:134:opt_mux$13215 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12982: { $auto$opt_reduce.cc:134:opt_mux$13217 $auto$opt_reduce.cc:134:opt_mux$13197 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$13200: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10128_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10075_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2573_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2569_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$13212: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10130_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10128_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10106_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10075_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2573_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2569_Y }
  Optimizing cells in module \bootloader.
Performed a total of 11 changes.

12.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.10.13. Executing OPT_DFF pass (perform DFF optimizations).

12.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

12.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.10.16. Rerunning OPT passes. (Maybe there is more to do..)

12.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~195 debug messages>

12.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.10.20. Executing OPT_DFF pass (perform DFF optimizations).

12.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.10.23. Finished OPT passes. (There is nothing left to do.)

12.11. Executing FSM pass (extract and optimize FSM).

12.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking bootloader.u_app.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking bootloader.u_app.u_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register bootloader.u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q.
Not marking bootloader.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register bootloader.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register bootloader.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register bootloader.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register bootloader.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register bootloader.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

12.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13109
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2612_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2611_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2612_Y \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2611_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13121
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10022_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11227_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11228_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11229_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10162_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10836_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11211_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$13203
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2448_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$13209
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10130_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$13211
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2539_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2534_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$13213
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$13201
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10106_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$2512_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$2490_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$2482_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10277_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2457_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2463_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10128_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$13205
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$2456_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$2445_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2404_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10864_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10899_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10972_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11010_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11049_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$2432_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$2427_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2424_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2421_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2411_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2413_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$2408_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$2441_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$2403_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2404_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2560_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2569_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2573_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10075_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10106_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10128_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10130_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10277_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$13203 $auto$opt_reduce.cc:134:opt_mux$13201 \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11229_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11228_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11227_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11211_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11049_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11010_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10972_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10899_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10864_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10836_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10162_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10022_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2539_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2534_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$2512_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$2490_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$2482_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2463_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2457_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$2456_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2448_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$2445_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$2441_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$2432_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$2427_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2424_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2421_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2413_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2411_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$2408_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$2403_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_mux$13205 $auto$opt_reduce.cc:134:opt_mux$13209 $auto$opt_reduce.cc:134:opt_mux$13211 $auto$opt_reduce.cc:134:opt_mux$13213 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10277_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10130_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10128_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10106_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10075_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2573_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2569_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2560_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2404_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'--------------------------------------0------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00-------------0--------------------1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00-------------1--------------------1-0---- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00-0000-----00010-------------------1-1---- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00----1--------1-------------------01-1---- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00----1--------1-------------------11-1---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00-----000001--1-------00-----------101---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00----------1--1-------1----------0-101---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00----------1--1-------1----------1-101---- ->     4'0001 15'000000000010001
  transition:     4'0000 45'--00-----1----1--1----------------0---101---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00-----1----1--1----------------1---101---- ->     4'0010 15'000000000010010
  transition:     4'0000 45'--00------1---1--1-----------------0--101---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00------1---1--1-----------------1--101---- ->     4'0011 15'000000000010011
  transition:     4'0000 45'--00-------1--1--1---------------0----101---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00-------1--1--1---------------1----101---- ->     4'0110 15'000000000010110
  transition:     4'0000 45'--00----------1--1--------1-----0-----101---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00----------1--1--------1-----1-----101---- ->     4'0111 15'000000000010111
  transition:     4'0000 45'--00--------1-1--1-------------0------101---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00--------1-1--1-------------1------101---- ->     4'1000 15'000000000011000
  transition:     4'0000 45'--00---------11--1------------0-------101---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00---------11--1------------1-------101---- ->     4'1001 15'000000000011001
  transition:     4'0000 45'--00----------1--1-----------0--------111---- ->     4'1011 15'000000000011011
  transition:     4'0000 45'--00----------1--1-----------1--------111---- ->     4'1010 15'000000000011010
  transition:     4'0000 45'--00-----------1-1--------------------1-1---- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00------------11--------------------1-1---- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00-------------11-------------------1-1---- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00-1-----------1--------------------1-1---- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00--1----------1--------------------1-1---- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--00---1---------1--------------------1-1---- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--10----------------------------------1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'---1----------------------------------1------ ->     4'0000 15'000000000010000
  transition:     4'1000 45'--------------------------------------0------ ->     4'1000 15'001000000001000
  transition:     4'1000 45'--00-------------0--------------------1------ ->     4'1000 15'001000000001000
  transition:     4'1000 45'--00-------------1--------------------1-0---- ->     4'1000 15'001000000001000
  transition:     4'1000 45'--00-0000-----00010-------------------1-1---- ->     4'1000 15'001000000001000
  transition:     4'1000 45'--00----1--------1-------------------01-1---- ->     4'0000 15'001000000000000
  transition:     4'1000 45'--00----1--------1-------------------11-1---- ->     4'1011 15'001000000001011
  transition:     4'1000 45'--00----------1--1--------------------1-1---- ->     4'1011 15'001000000001011
  transition:     4'1000 45'--000----------1-1--------------------1-1---- ->     4'1000 15'001000000001000
  transition:     4'1000 45'--001----------1-1--------------------1-1---- ->     4'1011 15'001000000001011
  transition:     4'1000 45'--00------------11---------0----------1-1---- ->     4'1000 15'001000000001000
  transition:     4'1000 45'--00------------11---------1----------1-1---- ->     4'1011 15'001000000001011
  transition:     4'1000 45'--00-------------11--------0----------1-1---- ->     4'1000 15'001000000001000
  transition:     4'1000 45'--00-------------11--------1----------1-1---- ->     4'1011 15'001000000001011
  transition:     4'1000 45'--00-1-----------1---------0----------1-1---- ->     4'1000 15'001000000001000
  transition:     4'1000 45'--00-1-----------1---------1----------1-1---- ->     4'1011 15'001000000001011
  transition:     4'1000 45'--00--1----------1---------0----------1-1--0- ->     4'1000 15'001000000001000
  transition:     4'1000 45'--00--1----------1---------1----------1-1--0- ->     4'1011 15'001000000001011
  transition:     4'1000 45'--00---1---------1---------0----------1-1---- ->     4'1000 15'001000000001000
  transition:     4'1000 45'--00---1---------1---------1----------1-1---- ->     4'1011 15'001000000001011
  transition:     4'1000 45'--10----------------------------------1------ ->     4'1000 15'001000000001000
  transition:     4'1000 45'---1----------------------------------1------ ->     4'1000 15'001000000001000
  transition:     4'0100 45'--------------------------------------0------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'--00-------------0--------------------1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'--00-------------1--------------------1-0---- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--00-0000-----00010-------------------1-1---- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--00----1--------1-------------------01-1---- ->     4'0000 15'000000001000000
  transition:     4'0100 45'--00----1--------1-------------------11-1---- ->     4'1011 15'000000001001011
  transition:     4'0100 45'--00----------1--1--------------------1-1---- ->     4'1011 15'000000001001011
  transition:     4'0100 45'--00-----------1-1--------------------1-1---- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--00------------11--------------------1-1---- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--00-------------11--------0----------1-1---- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--00-------------11--------1----------1-1---- ->     4'1011 15'000000001001011
  transition:     4'0100 45'--00-1-----------1---------0----------1-1---- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--00-1-----------1---------1----------1-1---- ->     4'1011 15'000000001001011
  transition:     4'0100 45'--00--1----------1--------------------1-1---- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--00---1---------1--------------------1-1---- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--10----------------------------------1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'---1----------------------------------1------ ->     4'0100 15'000000001000100
  transition:     4'0010 45'--------------------------------------0------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00-------------0--------------------1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00-------------1--------------------1-0---- ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00-0000-----00010-------------------1-1---- ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00----1--------1-------------------01-1---- ->     4'0000 15'000001000000000
  transition:     4'0010 45'--00----1--------1-------------------11-1---- ->     4'1011 15'000001000001011
  transition:     4'0010 45'--00----------1--1--------------------1-1---- ->     4'1011 15'000001000001011
  transition:     4'0010 45'--00-----------1-1---------0----------1-1---- ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00-----------1-1---------1----------1-1---- ->     4'1011 15'000001000001011
  transition:     4'0010 45'--00------------11---------0----------1-1---- ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00------------11---------1----------1-1---- ->     4'1011 15'000001000001011
  transition:     4'0010 45'--00-------------11--------0----------1-1---- ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00-------------11--------1----------1-1---- ->     4'1011 15'000001000001011
  transition:     4'0010 45'--00-1-----------1---------0----------1-1---- ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00-1-----------1---------1----------1-1---- ->     4'1011 15'000001000001011
  transition:     4'0010 45'--00--1----------1--0-----------------1-1---- ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00--1----------1--1-----------------1-1---- ->     4'1011 15'000001000001011
  transition:     4'0010 45'--00---1---------1---------0----------1-1---- ->     4'0010 15'000001000000010
  transition:     4'0010 45'--00---1---------1---------1----------1-1---- ->     4'1011 15'000001000001011
  transition:     4'0010 45'--10----------------------------------1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'---1----------------------------------1------ ->     4'0010 15'000001000000010
  transition:     4'1010 45'--------------------------------------0------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'--00-------------0--------------------1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'--00-------------1--------------------1-0---- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--00-0000-----00010-------------------1-1---- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--00----1--------1-------------------01-1---- ->     4'0000 15'000000000000000
  transition:     4'1010 45'--00----1--------1-------------------11-1---- ->     4'1011 15'000000000001011
  transition:     4'1010 45'--00----------1--1--------------------1-1---- ->     4'1011 15'000000000001011
  transition:     4'1010 45'--00-----------1-1--------------------1-1---- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--00------------11--------------------1-1---- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--00-------------11-------------------1-1---- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--00-1-----------1--------------------1-1---- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--00--1----------1--------------------1-1---- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--00---1---------1--------------------1-1---- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--10----------------------------------1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'---1----------------------------------1------ ->     4'1010 15'000000000001010
  transition:     4'0110 45'--------------------------------------0------ ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00-------------0--------------------1------ ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00-------------1--------------------1-0---- ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00-0000-----00010-------------------1-1---- ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00----1--------1-------------------01-1---- ->     4'0000 15'000000100000000
  transition:     4'0110 45'--00----1--------1-------------------11-1---- ->     4'1011 15'000000100001011
  transition:     4'0110 45'--00----------1--1--------------------1-1---- ->     4'1011 15'000000100001011
  transition:     4'0110 45'--00-----------1-1---------0----------1-1---- ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00-----------1-1---------1----------1-1---- ->     4'1011 15'000000100001011
  transition:     4'0110 45'--00------------11---------0----------1-1---- ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00------------11---------1----------1-1---- ->     4'1011 15'000000100001011
  transition:     4'0110 45'--00-------------11---0---------------1-1---- ->     4'1011 15'000000100001011
  transition:     4'0110 45'--00-------------11---1---------------1-1---- ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00-1-----------1---------0----------1-1---- ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00-1-----------1---------1----------1-1---- ->     4'1011 15'000000100001011
  transition:     4'0110 45'--00--1----------1--0-----------------1-1---- ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00--1----------1--1-----------------1-1---- ->     4'1011 15'000000100001011
  transition:     4'0110 45'--00---1---------1---------0----------1-1---- ->     4'0110 15'000000100000110
  transition:     4'0110 45'--00---1---------1---------1----------1-1---- ->     4'1011 15'000000100001011
  transition:     4'0110 45'--10----------------------------------1------ ->     4'0110 15'000000100000110
  transition:     4'0110 45'---1----------------------------------1------ ->     4'0110 15'000000100000110
  transition:     4'0001 45'--------------------------------------0------ ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00-------------0--------------------1------ ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00-------------1--------------------1-0---- ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00-0000-----00010-------------------1-1---- ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00----1--------1-------------------01-1---- ->     4'0000 15'000010000000000
  transition:     4'0001 45'--00----1--------1-------------------11-1---- ->     4'1011 15'000010000001011
  transition:     4'0001 45'--00----------1--1--------------------1-1---- ->     4'1011 15'000010000001011
  transition:     4'0001 45'--00-----------1-1----------0---------1-1---- ->     4'1011 15'000010000001011
  transition:     4'0001 45'--00-----------1-1----------1---------1-1---- ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00------------11---------0----------1-1---- ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00------------11---------1----------1-1---- ->     4'1011 15'000010000001011
  transition:     4'0001 45'--00-------------11----0--------------1-1---- ->     4'1011 15'000010000001011
  transition:     4'0001 45'--00-------------11----1--------------1-1---- ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00-1-----------1---------0----------1-1---- ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00-1-----------1---------1----------1-1---- ->     4'1011 15'000010000001011
  transition:     4'0001 45'--00--1----------1---------0----------1-1--0- ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00--1----------1---------1----------1-1--0- ->     4'1011 15'000010000001011
  transition:     4'0001 45'--00---1---------1---------0----------1-1---- ->     4'0001 15'000010000000001
  transition:     4'0001 45'--00---1---------1---------1----------1-1---- ->     4'1011 15'000010000001011
  transition:     4'0001 45'--10----------------------------------1------ ->     4'0001 15'000010000000001
  transition:     4'0001 45'---1----------------------------------1------ ->     4'0001 15'000010000000001
  transition:     4'1001 45'--------------------------------------0------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00-------------0--------------------1------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00-------------1--------------------1-0---- ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00-0000-----00010-------------------1-1---- ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00----1--------1-------------------01-1---- ->     4'0000 15'000100000000000
  transition:     4'1001 45'--00----1--------1-------------------11-1---- ->     4'1011 15'000100000001011
  transition:     4'1001 45'--00----------1--1--------------------1-1---- ->     4'1011 15'000100000001011
  transition:     4'1001 45'--00-----------1-1-------00-----------1-1---- ->     4'1011 15'000100000001011
  transition:     4'1001 45'--00-----------1-1-------1------------1-1---- ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00-----------1-1--------1-----------1-1---- ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00------------11---------0----------1-1---- ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00------------11---------1----------1-1---- ->     4'1011 15'000100000001011
  transition:     4'1001 45'--00-------------11--------0----------1-1---- ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00-------------11--------1----------1-1---- ->     4'1011 15'000100000001011
  transition:     4'1001 45'--00-1-----------1---------0----------1-1---- ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00-1-----------1---------1----------1-1---- ->     4'1011 15'000100000001011
  transition:     4'1001 45'--00--1----------1---------0----------1-1--0- ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00--1----------1---------1----------1-1--0- ->     4'1011 15'000100000001011
  transition:     4'1001 45'--00---1---------1---------0----------1-1---- ->     4'1001 15'000100000001001
  transition:     4'1001 45'--00---1---------1---------1----------1-1---- ->     4'1011 15'000100000001011
  transition:     4'1001 45'--10----------------------------------1------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'---1----------------------------------1------ ->     4'1001 15'000100000001001
  transition:     4'0101 45'--------------------------------------0------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'--00-------------0--------------------1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'--00-------------1--------------------1-0---- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--00-0000-----00010-------------------1-1---- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--00----1--------1-------------------01-1---- ->     4'0000 15'000000010000000
  transition:     4'0101 45'--00----1--------1-------------------11-1---- ->     4'1011 15'000000010001011
  transition:     4'0101 45'--00----------1--1--------------------1-1---- ->     4'1011 15'000000010001011
  transition:     4'0101 45'--00-----------1-1--------------------1-1---- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--00------------11--------------------1-1---- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--00-------------11--------0----------1-1---- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--00-------------11--------1----------1-1---- ->     4'1011 15'000000010001011
  transition:     4'0101 45'--00-1-----------1---------0----------1-1---- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--00-1-----------1---------1----------1-1---- ->     4'1011 15'000000010001011
  transition:     4'0101 45'--00--1----------1--------------------1-1---- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--00---1---------1--------------------1-1---- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--10----------------------------------1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'---1----------------------------------1------ ->     4'0101 15'000000010000101
  transition:     4'0011 45'--------------------------------------0------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'--00-------------0--------------------1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'--00-------------1--------------------1-0---- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--00-0000-----00010-------------------1-1---- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--00----1--------1-------------------01-1---- ->     4'0000 15'100000000000000
  transition:     4'0011 45'--00----1--------1-------------------11-1---- ->     4'1011 15'100000000001011
  transition:     4'0011 45'--00----------1--1--------------------1-1---- ->     4'1011 15'100000000001011
  transition:     4'0011 45'--00-----------1-1---------0----------1-1---- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--00-----------1-1---------1----------1-1---- ->     4'1011 15'100000000001011
  transition:     4'0011 45'--00------------11------00------------1-1---- ->     4'1011 15'100000000001011
  transition:     4'0011 45'--00------------11------10------------1-1---- ->     4'0101 15'100000000000101
  transition:     4'0011 45'--00------------11-------1------------1-1---- ->     4'0100 15'100000000000100
  transition:     4'0011 45'--00-------------11-------------------1-1---- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--00-1-----------1--------------------1-1---- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--00--1----------1--------------------1-1---- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--00---1---------1--------------------1-1---- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--10----------------------------------1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'---1----------------------------------1------ ->     4'0011 15'100000000000011
  transition:     4'1011 45'--------------------------------------0------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00-------------0--------------------1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00-------------1--------------------1-0---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00-0000-----00010-------------------1-1---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00----1--------1-------------------01-1---- ->     4'0000 15'000000000100000
  transition:     4'1011 45'--00----1--------1-------------------11-1---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00----------1--1--------------------1-1---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00-----------1-1--------------------1-1---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00------------11--------------------1-1---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00-------------11-------------------1-1---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00-1-----------1--------------------1-1---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00--1----------1--------------------1-1---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--00---1---------1--------------------1-1---- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--10----------------------------------1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'---1----------------------------------1------ ->     4'1011 15'000000000101011
  transition:     4'0111 45'--------------------------------------0------ ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00-------------0--------------------1------ ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00-------------1--------------------1-0---- ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00-0000-----00010-------------------1-1---- ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00----1--------1-------------------01-1---- ->     4'0000 15'010000000000000
  transition:     4'0111 45'--00----1--------1-------------------11-1---- ->     4'1011 15'010000000001011
  transition:     4'0111 45'--00----------1--1--------------------1-1---- ->     4'1011 15'010000000001011
  transition:     4'0111 45'--00-----------1-1---------0----------1-1---- ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00-----------1-1---------1----------1-1---- ->     4'1011 15'010000000001011
  transition:     4'0111 45'--00------------11---------0----------1-1---- ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00------------11---------1----------1-1---- ->     4'1011 15'010000000001011
  transition:     4'0111 45'--00-------------11--0----------------1-1---- ->     4'1011 15'010000000001011
  transition:     4'0111 45'--00-------------11--1----------------1-1---- ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00-1-----------1---------0----------1-1---- ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00-1-----------1---------1----------1-1---- ->     4'1011 15'010000000001011
  transition:     4'0111 45'--00--1----------1-0------------------1-1---- ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00--1----------1-1------------------1-1---- ->     4'1011 15'010000000001011
  transition:     4'0111 45'--00---1---------1---------0----------1-1---- ->     4'0111 15'010000000000111
  transition:     4'0111 45'--00---1---------1---------1----------1-1---- ->     4'1011 15'010000000001011
  transition:     4'0111 45'--10----------------------------------1------ ->     4'0111 15'010000000000111
  transition:     4'0111 45'---1----------------------------------1------ ->     4'0111 15'010000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13115
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11622_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10022_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11753_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$2575_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2559_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2560_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2562_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2394_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$2376_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2394_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10022_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11622_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11753_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11753_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$2575_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2562_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2560_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2559_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11753_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11622_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10022_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2394_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$2376_Y }
  transition:      3'000 12'--------0--- ->      3'000 8'10010000
  transition:      3'000 12'0-0-----1--- ->      3'000 8'10010000
  transition:      3'000 12'1-0-----1--- ->      3'010 8'10010100
  transition:      3'000 12'--1-----1--- ->      3'000 8'10010000
  transition:      3'010 12'--------0--- ->      3'010 8'00110100
  transition:      3'010 12'0-0----01--0 ->      3'001 8'00110010
  transition:      3'010 12'0-0--0011-00 ->      3'011 8'00110110
  transition:      3'010 12'000--1011-00 ->      3'010 8'00110100
  transition:      3'010 12'010--1011-00 ->      3'000 8'00110000
  transition:      3'010 12'0-0---011-10 ->      3'011 8'00110110
  transition:      3'010 12'0-0---111--0 ->      3'001 8'00110010
  transition:      3'010 12'0-0-----1--1 ->      3'010 8'00110100
  transition:      3'010 12'1-0-----1--- ->      3'010 8'00110100
  transition:      3'010 12'--1-----1--- ->      3'000 8'00110000
  transition:      3'001 12'--------0--- ->      3'001 8'00000011
  transition:      3'001 12'0-0-----1--- ->      3'001 8'00000011
  transition:      3'001 12'1-0-----1--- ->      3'010 8'00000101
  transition:      3'001 12'--1-----1--- ->      3'001 8'00000011
  transition:      3'011 12'--------0--- ->      3'011 8'01010110
  transition:      3'011 12'000-----1000 ->      3'011 8'01010110
  transition:      3'011 12'010-----1000 ->      3'000 8'01010000
  transition:      3'011 12'0-0-----1001 ->      3'011 8'01010110
  transition:      3'011 12'0-0-----110- ->      3'001 8'01010010
  transition:      3'011 12'0-0-0---1-10 ->      3'011 8'01010110
  transition:      3'011 12'000-1---1010 ->      3'000 8'01010000
  transition:      3'011 12'010-1---1010 ->      3'011 8'01010110
  transition:      3'011 12'0-0-1---1110 ->      3'001 8'01010010
  transition:      3'011 12'0-0-----1-11 ->      3'001 8'01010010
  transition:      3'011 12'1-0-----1--- ->      3'010 8'01010100
  transition:      3'011 12'--1-----1--- ->      3'000 8'01010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$13072
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6610_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3530_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3650_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1905_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3806_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1903_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3807_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1902_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6583_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6603_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2289_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2275_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2280_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2192_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2113_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2114_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2115_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2116_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2025_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5947_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5948_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2040_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1902_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1903_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1905_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3530_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3650_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3806_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3807_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6583_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6603_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6610_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7011_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7015_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5948_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5947_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2289_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2280_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2275_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2192_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2116_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2115_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2114_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2113_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2040_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2025_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$7015_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7011_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6610_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6603_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6583_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3807_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3806_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3650_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3530_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1905_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1903_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1902_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13132
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1473_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1455_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1457_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11994_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12419_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12543_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1458_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1491_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1485_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1506_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1507_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1494_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1502_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1453_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1493_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1497_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1490_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12543_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12419_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11994_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1457_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1455_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1453_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1458_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1473_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1485_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1490_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1491_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1493_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1494_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1497_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1502_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1506_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1507_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1455_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1457_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11994_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12419_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12543_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13141
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1415_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1393_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12685_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12770_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2325_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1423_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2325_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12770_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12685_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1393_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1415_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1423_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1393_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12685_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12770_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2325_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

12.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13262' from module `\bootloader'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13255' from module `\bootloader'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13241' from module `\bootloader'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13234' from module `\bootloader'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11753_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13221' from module `\bootloader'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$13203.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$13201.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$13205.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$13209.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$13213.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$13218' from module `\bootloader'.

12.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 156 unused cells and 156 unused wires.
<suppressed ~163 debug messages>

12.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$13218' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13221' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2404_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10130_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10277_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13234' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2394_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11753_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13241' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6583_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6603_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13255' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13262' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

12.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$13218' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13221' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13234' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13241' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13255' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13262' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

12.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$13218' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$13218 (\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2612_Y
    2: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2611_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13221' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$13221 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$13211
    1: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$2403_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$2408_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2411_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2413_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2421_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2424_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$2427_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$2432_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$2441_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$2445_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2448_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$2456_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2457_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2463_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$2482_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$2490_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$2512_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2534_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2539_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10022_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10162_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10836_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10864_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10899_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10972_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11010_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11049_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11211_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11227_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11228_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11229_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2560_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2569_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2573_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10075_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10106_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10128_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00-------------1--------------------1-0-   ->     0 8'00000000
      1:     0 40'00----1--------1-------------------01-1-   ->     0 8'00000000
      2:     0 40'00-0000-----00010-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-------------11-------------------1-1-   ->     0 8'00000000
      4:     0 40'00------------11--------------------1-1-   ->     0 8'00000000
      5:     0 40'00-----------1-1--------------------1-1-   ->     0 8'00000000
      6:     0 40'00---1---------1--------------------1-1-   ->     0 8'00000000
      7:     0 40'00--1----------1--------------------1-1-   ->     0 8'00000000
      8:     0 40'00-1-----------1--------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00-------------0--------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00--------1-1--1-------------1------101-   ->     1 8'00000000
     14:     0 40'00-----1----1--1----------------1---101-   ->     3 8'00000000
     15:     0 40'00----------1--1-----------1--------111-   ->     4 8'00000000
     16:     0 40'00-------1--1--1---------------1----101-   ->     5 8'00000000
     17:     0 40'00----------1--1-------1----------1-101-   ->     6 8'00000000
     18:     0 40'00---------11--1------------1-------101-   ->     7 8'00000000
     19:     0 40'00------1---1--1-----------------1--101-   ->     9 8'00000000
     20:     0 40'00----------1--1-------1----------0-101-   ->    10 8'00000000
     21:     0 40'00------1---1--1-----------------0--101-   ->    10 8'00000000
     22:     0 40'00-----1----1--1----------------0---101-   ->    10 8'00000000
     23:     0 40'00-------1--1--1---------------0----101-   ->    10 8'00000000
     24:     0 40'00----------1--1--------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00--------1-1--1-------------0------101-   ->    10 8'00000000
     26:     0 40'00---------11--1------------0-------101-   ->    10 8'00000000
     27:     0 40'00-----000001--1-------00-----------101-   ->    10 8'00000000
     28:     0 40'00----------1--1-----------0--------111-   ->    10 8'00000000
     29:     0 40'00----1--------1-------------------11-1-   ->    10 8'00000000
     30:     0 40'00----------1--1--------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00----1--------1-------------------01-1-   ->     0 8'10000000
     32:     1 40'00--1----------1---------0----------1-10   ->     1 8'10000000
     33:     1 40'00-------------1--------------------1-0-   ->     1 8'10000000
     34:     1 40'00-------------11--------0----------1-1-   ->     1 8'10000000
     35:     1 40'00------------11---------0----------1-1-   ->     1 8'10000000
     36:     1 40'00---1---------1---------0----------1-1-   ->     1 8'10000000
     37:     1 40'00-1-----------1---------0----------1-1-   ->     1 8'10000000
     38:     1 40'00-0000-----00010-------------------1-1-   ->     1 8'10000000
     39:     1 40'000----------1-1--------------------1-1-   ->     1 8'10000000
     40:     1 40'------------------------------------0---   ->     1 8'10000000
     41:     1 40'00-------------0--------------------1---   ->     1 8'10000000
     42:     1 40'10----------------------------------1---   ->     1 8'10000000
     43:     1 40'-1----------------------------------1---   ->     1 8'10000000
     44:     1 40'00--1----------1---------1----------1-10   ->    10 8'10000000
     45:     1 40'00----1--------1-------------------11-1-   ->    10 8'10000000
     46:     1 40'00-------------11--------1----------1-1-   ->    10 8'10000000
     47:     1 40'00------------11---------1----------1-1-   ->    10 8'10000000
     48:     1 40'00---1---------1---------1----------1-1-   ->    10 8'10000000
     49:     1 40'00-1-----------1---------1----------1-1-   ->    10 8'10000000
     50:     1 40'001----------1-1--------------------1-1-   ->    10 8'10000000
     51:     1 40'00----------1--1--------------------1-1-   ->    10 8'10000000
     52:     2 40'00----1--------1-------------------01-1-   ->     0 8'00000010
     53:     2 40'00-------------1--------------------1-0-   ->     2 8'00000010
     54:     2 40'00-------------11--------0----------1-1-   ->     2 8'00000010
     55:     2 40'00-1-----------1---------0----------1-1-   ->     2 8'00000010
     56:     2 40'00-0000-----00010-------------------1-1-   ->     2 8'00000010
     57:     2 40'00------------11--------------------1-1-   ->     2 8'00000010
     58:     2 40'00-----------1-1--------------------1-1-   ->     2 8'00000010
     59:     2 40'00---1---------1--------------------1-1-   ->     2 8'00000010
     60:     2 40'00--1----------1--------------------1-1-   ->     2 8'00000010
     61:     2 40'------------------------------------0---   ->     2 8'00000010
     62:     2 40'00-------------0--------------------1---   ->     2 8'00000010
     63:     2 40'10----------------------------------1---   ->     2 8'00000010
     64:     2 40'-1----------------------------------1---   ->     2 8'00000010
     65:     2 40'00----1--------1-------------------11-1-   ->    10 8'00000010
     66:     2 40'00-------------11--------1----------1-1-   ->    10 8'00000010
     67:     2 40'00-1-----------1---------1----------1-1-   ->    10 8'00000010
     68:     2 40'00----------1--1--------------------1-1-   ->    10 8'00000010
     69:     3 40'00----1--------1-------------------01-1-   ->     0 8'00010000
     70:     3 40'00-------------1--------------------1-0-   ->     3 8'00010000
     71:     3 40'00-------------11--------0----------1-1-   ->     3 8'00010000
     72:     3 40'00------------11---------0----------1-1-   ->     3 8'00010000
     73:     3 40'00-----------1-1---------0----------1-1-   ->     3 8'00010000
     74:     3 40'00---1---------1---------0----------1-1-   ->     3 8'00010000
     75:     3 40'00-1-----------1---------0----------1-1-   ->     3 8'00010000
     76:     3 40'00--1----------1--0-----------------1-1-   ->     3 8'00010000
     77:     3 40'00-0000-----00010-------------------1-1-   ->     3 8'00010000
     78:     3 40'------------------------------------0---   ->     3 8'00010000
     79:     3 40'00-------------0--------------------1---   ->     3 8'00010000
     80:     3 40'10----------------------------------1---   ->     3 8'00010000
     81:     3 40'-1----------------------------------1---   ->     3 8'00010000
     82:     3 40'00----1--------1-------------------11-1-   ->    10 8'00010000
     83:     3 40'00-------------11--------1----------1-1-   ->    10 8'00010000
     84:     3 40'00------------11---------1----------1-1-   ->    10 8'00010000
     85:     3 40'00-----------1-1---------1----------1-1-   ->    10 8'00010000
     86:     3 40'00---1---------1---------1----------1-1-   ->    10 8'00010000
     87:     3 40'00-1-----------1---------1----------1-1-   ->    10 8'00010000
     88:     3 40'00--1----------1--1-----------------1-1-   ->    10 8'00010000
     89:     3 40'00----------1--1--------------------1-1-   ->    10 8'00010000
     90:     4 40'00----1--------1-------------------01-1-   ->     0 8'00000000
     91:     4 40'00-------------1--------------------1-0-   ->     4 8'00000000
     92:     4 40'00-0000-----00010-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-------------11-------------------1-1-   ->     4 8'00000000
     94:     4 40'00------------11--------------------1-1-   ->     4 8'00000000
     95:     4 40'00-----------1-1--------------------1-1-   ->     4 8'00000000
     96:     4 40'00---1---------1--------------------1-1-   ->     4 8'00000000
     97:     4 40'00--1----------1--------------------1-1-   ->     4 8'00000000
     98:     4 40'00-1-----------1--------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00-------------0--------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00----1--------1-------------------11-1-   ->    10 8'00000000
    104:     4 40'00----------1--1--------------------1-1-   ->    10 8'00000000
    105:     5 40'00----1--------1-------------------01-1-   ->     0 8'00001000
    106:     5 40'00-------------1--------------------1-0-   ->     5 8'00001000
    107:     5 40'00------------11---------0----------1-1-   ->     5 8'00001000
    108:     5 40'00-----------1-1---------0----------1-1-   ->     5 8'00001000
    109:     5 40'00---1---------1---------0----------1-1-   ->     5 8'00001000
    110:     5 40'00-1-----------1---------0----------1-1-   ->     5 8'00001000
    111:     5 40'00-------------11---1---------------1-1-   ->     5 8'00001000
    112:     5 40'00--1----------1--0-----------------1-1-   ->     5 8'00001000
    113:     5 40'00-0000-----00010-------------------1-1-   ->     5 8'00001000
    114:     5 40'------------------------------------0---   ->     5 8'00001000
    115:     5 40'00-------------0--------------------1---   ->     5 8'00001000
    116:     5 40'10----------------------------------1---   ->     5 8'00001000
    117:     5 40'-1----------------------------------1---   ->     5 8'00001000
    118:     5 40'00----1--------1-------------------11-1-   ->    10 8'00001000
    119:     5 40'00------------11---------1----------1-1-   ->    10 8'00001000
    120:     5 40'00-----------1-1---------1----------1-1-   ->    10 8'00001000
    121:     5 40'00---1---------1---------1----------1-1-   ->    10 8'00001000
    122:     5 40'00-1-----------1---------1----------1-1-   ->    10 8'00001000
    123:     5 40'00-------------11---0---------------1-1-   ->    10 8'00001000
    124:     5 40'00--1----------1--1-----------------1-1-   ->    10 8'00001000
    125:     5 40'00----------1--1--------------------1-1-   ->    10 8'00001000
    126:     6 40'00----1--------1-------------------01-1-   ->     0 8'00100000
    127:     6 40'00--1----------1---------0----------1-10   ->     6 8'00100000
    128:     6 40'00-------------1--------------------1-0-   ->     6 8'00100000
    129:     6 40'00-----------1-1----------1---------1-1-   ->     6 8'00100000
    130:     6 40'00------------11---------0----------1-1-   ->     6 8'00100000
    131:     6 40'00---1---------1---------0----------1-1-   ->     6 8'00100000
    132:     6 40'00-1-----------1---------0----------1-1-   ->     6 8'00100000
    133:     6 40'00-------------11----1--------------1-1-   ->     6 8'00100000
    134:     6 40'00-0000-----00010-------------------1-1-   ->     6 8'00100000
    135:     6 40'------------------------------------0---   ->     6 8'00100000
    136:     6 40'00-------------0--------------------1---   ->     6 8'00100000
    137:     6 40'10----------------------------------1---   ->     6 8'00100000
    138:     6 40'-1----------------------------------1---   ->     6 8'00100000
    139:     6 40'00--1----------1---------1----------1-10   ->    10 8'00100000
    140:     6 40'00----1--------1-------------------11-1-   ->    10 8'00100000
    141:     6 40'00-----------1-1----------0---------1-1-   ->    10 8'00100000
    142:     6 40'00------------11---------1----------1-1-   ->    10 8'00100000
    143:     6 40'00---1---------1---------1----------1-1-   ->    10 8'00100000
    144:     6 40'00-1-----------1---------1----------1-1-   ->    10 8'00100000
    145:     6 40'00-------------11----0--------------1-1-   ->    10 8'00100000
    146:     6 40'00----------1--1--------------------1-1-   ->    10 8'00100000
    147:     7 40'00----1--------1-------------------01-1-   ->     0 8'01000000
    148:     7 40'00--1----------1---------0----------1-10   ->     7 8'01000000
    149:     7 40'00-------------1--------------------1-0-   ->     7 8'01000000
    150:     7 40'00-------------11--------0----------1-1-   ->     7 8'01000000
    151:     7 40'00------------11---------0----------1-1-   ->     7 8'01000000
    152:     7 40'00---1---------1---------0----------1-1-   ->     7 8'01000000
    153:     7 40'00-1-----------1---------0----------1-1-   ->     7 8'01000000
    154:     7 40'00-----------1-1--------1-----------1-1-   ->     7 8'01000000
    155:     7 40'00-----------1-1-------1------------1-1-   ->     7 8'01000000
    156:     7 40'00-0000-----00010-------------------1-1-   ->     7 8'01000000
    157:     7 40'------------------------------------0---   ->     7 8'01000000
    158:     7 40'00-------------0--------------------1---   ->     7 8'01000000
    159:     7 40'10----------------------------------1---   ->     7 8'01000000
    160:     7 40'-1----------------------------------1---   ->     7 8'01000000
    161:     7 40'00--1----------1---------1----------1-10   ->    10 8'01000000
    162:     7 40'00----1--------1-------------------11-1-   ->    10 8'01000000
    163:     7 40'00-------------11--------1----------1-1-   ->    10 8'01000000
    164:     7 40'00------------11---------1----------1-1-   ->    10 8'01000000
    165:     7 40'00---1---------1---------1----------1-1-   ->    10 8'01000000
    166:     7 40'00-1-----------1---------1----------1-1-   ->    10 8'01000000
    167:     7 40'00-----------1-1-------00-----------1-1-   ->    10 8'01000000
    168:     7 40'00----------1--1--------------------1-1-   ->    10 8'01000000
    169:     8 40'00----1--------1-------------------01-1-   ->     0 8'00000100
    170:     8 40'00-------------1--------------------1-0-   ->     8 8'00000100
    171:     8 40'00-------------11--------0----------1-1-   ->     8 8'00000100
    172:     8 40'00-1-----------1---------0----------1-1-   ->     8 8'00000100
    173:     8 40'00-0000-----00010-------------------1-1-   ->     8 8'00000100
    174:     8 40'00------------11--------------------1-1-   ->     8 8'00000100
    175:     8 40'00-----------1-1--------------------1-1-   ->     8 8'00000100
    176:     8 40'00---1---------1--------------------1-1-   ->     8 8'00000100
    177:     8 40'00--1----------1--------------------1-1-   ->     8 8'00000100
    178:     8 40'------------------------------------0---   ->     8 8'00000100
    179:     8 40'00-------------0--------------------1---   ->     8 8'00000100
    180:     8 40'10----------------------------------1---   ->     8 8'00000100
    181:     8 40'-1----------------------------------1---   ->     8 8'00000100
    182:     8 40'00----1--------1-------------------11-1-   ->    10 8'00000100
    183:     8 40'00-------------11--------1----------1-1-   ->    10 8'00000100
    184:     8 40'00-1-----------1---------1----------1-1-   ->    10 8'00000100
    185:     8 40'00----------1--1--------------------1-1-   ->    10 8'00000100
    186:     9 40'00----1--------1-------------------01-1-   ->     0 8'00000000
    187:     9 40'00------------11-------1------------1-1-   ->     2 8'00000000
    188:     9 40'00------------11------10------------1-1-   ->     8 8'00000000
    189:     9 40'00-------------1--------------------1-0-   ->     9 8'00000000
    190:     9 40'00-----------1-1---------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-0000-----00010-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-------------11-------------------1-1-   ->     9 8'00000000
    193:     9 40'00---1---------1--------------------1-1-   ->     9 8'00000000
    194:     9 40'00--1----------1--------------------1-1-   ->     9 8'00000000
    195:     9 40'00-1-----------1--------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00-------------0--------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00----1--------1-------------------11-1-   ->    10 8'00000000
    201:     9 40'00-----------1-1---------1----------1-1-   ->    10 8'00000000
    202:     9 40'00------------11------00------------1-1-   ->    10 8'00000000
    203:     9 40'00----------1--1--------------------1-1-   ->    10 8'00000000
    204:    10 40'00----1--------1-------------------01-1-   ->     0 8'00000001
    205:    10 40'00-------------1--------------------1-0-   ->    10 8'00000001
    206:    10 40'00----1--------1-------------------11-1-   ->    10 8'00000001
    207:    10 40'00-0000-----00010-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-------------11-------------------1-1-   ->    10 8'00000001
    209:    10 40'00------------11--------------------1-1-   ->    10 8'00000001
    210:    10 40'00-----------1-1--------------------1-1-   ->    10 8'00000001
    211:    10 40'00----------1--1--------------------1-1-   ->    10 8'00000001
    212:    10 40'00---1---------1--------------------1-1-   ->    10 8'00000001
    213:    10 40'00--1----------1--------------------1-1-   ->    10 8'00000001
    214:    10 40'00-1-----------1--------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00-------------0--------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00----1--------1-------------------01-1-   ->     0 8'00000000
    220:    11 40'00----1--------1-------------------11-1-   ->    10 8'00000000
    221:    11 40'00------------11---------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-----------1-1---------1----------1-1-   ->    10 8'00000000
    223:    11 40'00---1---------1---------1----------1-1-   ->    10 8'00000000
    224:    11 40'00-1-----------1---------1----------1-1-   ->    10 8'00000000
    225:    11 40'00-------------11--0----------------1-1-   ->    10 8'00000000
    226:    11 40'00--1----------1-1------------------1-1-   ->    10 8'00000000
    227:    11 40'00----------1--1--------------------1-1-   ->    10 8'00000000
    228:    11 40'00-------------1--------------------1-0-   ->    11 8'00000000
    229:    11 40'00------------11---------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-----------1-1---------0----------1-1-   ->    11 8'00000000
    231:    11 40'00---1---------1---------0----------1-1-   ->    11 8'00000000
    232:    11 40'00-1-----------1---------0----------1-1-   ->    11 8'00000000
    233:    11 40'00-------------11--1----------------1-1-   ->    11 8'00000000
    234:    11 40'00--1----------1-0------------------1-1-   ->    11 8'00000000
    235:    11 40'00-0000-----00010-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00-------------0--------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13234' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$13234 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   11
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2559_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2560_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2562_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$2575_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.u_sie.in_data_ack_q
   10: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$2376_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10022_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11622_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 11'-------0---   ->     0 3'000
      1:     0 11'0-0----1---   ->     0 3'000
      2:     0 11'--1----1---   ->     0 3'000
      3:     0 11'1-0----1---   ->     1 3'000
      4:     1 11'010-1011-00   ->     0 3'010
      5:     1 11'--1----1---   ->     0 3'010
      6:     1 11'000-1011-00   ->     1 3'010
      7:     1 11'0-0----1--1   ->     1 3'010
      8:     1 11'-------0---   ->     1 3'010
      9:     1 11'1-0----1---   ->     1 3'010
     10:     1 11'0-0---01--0   ->     2 3'010
     11:     1 11'0-0--111--0   ->     2 3'010
     12:     1 11'0-0-0011-00   ->     3 3'010
     13:     1 11'0-0--011-10   ->     3 3'010
     14:     2 11'1-0----1---   ->     1 3'001
     15:     2 11'-------0---   ->     2 3'001
     16:     2 11'0-0----1---   ->     2 3'001
     17:     2 11'--1----1---   ->     2 3'001
     18:     3 11'010----1000   ->     0 3'100
     19:     3 11'0001---1010   ->     0 3'100
     20:     3 11'--1----1---   ->     0 3'100
     21:     3 11'1-0----1---   ->     1 3'100
     22:     3 11'0-01---1110   ->     2 3'100
     23:     3 11'0-0----1-11   ->     2 3'100
     24:     3 11'0-0----110-   ->     2 3'100
     25:     3 11'000----1000   ->     3 3'100
     26:     3 11'0101---1010   ->     3 3'100
     27:     3 11'0-00---1-10   ->     3 3'100
     28:     3 11'0-0----1001   ->     3 3'100
     29:     3 11'-------0---   ->     3 3'100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13241' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$13241 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2025_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2040_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2113_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2114_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2115_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2116_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2192_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2275_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2280_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2289_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5947_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5948_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1902_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1903_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1905_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3530_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3650_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3806_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3807_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$6610_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$7011_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$7015_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13255' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13255 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1507_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1506_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1502_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1497_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1494_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1493_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1491_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1490_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1485_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1473_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1458_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1453_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12543_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12419_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11994_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1457_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1455_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13262' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13262 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1423_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1415_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2325_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12770_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12685_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1393_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

12.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$13218' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13221' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13234' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13241' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13255' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13262' from module `\bootloader'.

12.12. Executing OPT pass (performing simple optimizations).

12.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~42 debug messages>

12.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~471 debug messages>
Removed a total of 157 cells.

12.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~186 debug messages>

12.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13146 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13145 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13144 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13143 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13142 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13137 ($adff) from module bootloader (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13136 ($adff) from module bootloader (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13135 ($adff) from module bootloader (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12604_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12604_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13135 ($adff) from module bootloader (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12604_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12604_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12604_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13134 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12612_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13133 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$1498_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13131 ($adff) from module bootloader (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13130 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13129 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13084 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13083 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13082 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13081 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13080 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13079 ($adff) from module bootloader (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13079 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$14579 ($adffe) from module bootloader.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13078 ($adff) from module bootloader (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13078 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$14604 ($adffe) from module bootloader.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13077 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13076 ($adff) from module bootloader (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15:8] }, Q = \u_usb_cdc.u_sie.frame_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13075 ($adff) from module bootloader (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13074 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13073 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13071 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13125 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11957_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13124 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13123 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13122 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13120 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13119 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13118 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13117 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13116 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13114 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13113 ($adff) from module bootloader (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13112 ($adff) from module bootloader (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13111 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13110 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2624_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13108 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2645_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13107 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7559_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13105 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13104 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2638_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13103 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7576_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$13101 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$13100 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$13097 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7514_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$13096 ($adff) from module bootloader (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$13092 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7481_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$13090 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$13089 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7497_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$13088 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$2731_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$13086 ($adff) from module bootloader (D = \u_app.u_spi.rd_data_q, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$13085 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).
Adding EN signal on $flatten\u_app.\u_spi.$procdff$13068 ($adff) from module bootloader (D = \u_app.u_spi.rd_data_d, Q = \u_app.u_spi.rd_data_q).
Adding EN signal on $flatten\u_app.\u_spi.$procdff$13067 ($adff) from module bootloader (D = \u_app.u_spi.wr_data_d, Q = \u_app.u_spi.wr_data_q).
Adding EN signal on $flatten\u_app.\u_spi.$procdff$13066 ($adff) from module bootloader (D = \u_app.u_spi.state_d, Q = \u_app.u_spi.state_q).
Adding EN signal on $flatten\u_app.\u_spi.$procdff$13065 ($adff) from module bootloader (D = \u_app.u_spi.bit_cnt_d, Q = \u_app.u_spi.bit_cnt_q).
Adding EN signal on $flatten\u_app.$procdff$13060 ($adff) from module bootloader (D = \u_app.rd_length_d [7:0], Q = \u_app.rd_length_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$13060 ($adff) from module bootloader (D = \u_app.rd_length_d [15:8], Q = \u_app.rd_length_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$13059 ($adff) from module bootloader (D = \u_app.wr_length_d [7:0], Q = \u_app.wr_length_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$13059 ($adff) from module bootloader (D = \u_app.wr_length_d [15:8], Q = \u_app.wr_length_q [15:8]).

12.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 141 unused cells and 352 unused wires.
<suppressed ~161 debug messages>

12.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~22 debug messages>

12.12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~162 debug messages>

12.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2786: { $flatten\u_app.$procmux$2790_CMP $flatten\u_app.$procmux$2788_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2819: { $flatten\u_app.$procmux$2791_CMP $flatten\u_app.$procmux$2788_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2915: { $flatten\u_app.$procmux$2793_CMP $flatten\u_app.$procmux$2789_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3046: { $flatten\u_app.$procmux$2792_CMP $flatten\u_app.$procmux$2789_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3389: { $flatten\u_app.\u_spi.$procmux$3210_CMP $flatten\u_app.\u_spi.$procmux$3116_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3394: { $flatten\u_app.\u_spi.$procmux$3349_CMP $flatten\u_app.\u_spi.$procmux$3210_CMP $flatten\u_app.\u_spi.$procmux$3116_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3399: { $flatten\u_app.\u_spi.$procmux$3210_CMP $auto$opt_reduce.cc:134:opt_mux$13163 }
  Optimizing cells in module \bootloader.
Performed a total of 7 changes.

12.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

12.12.13. Executing OPT_DFF pass (perform DFF optimizations).

12.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

12.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.12.16. Rerunning OPT passes. (Maybe there is more to do..)

12.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~164 debug messages>

12.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.12.20. Executing OPT_DFF pass (perform DFF optimizations).

12.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.12.23. Finished OPT passes. (There is nothing left to do.)

12.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13669 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13677 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13697 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13701 ($eq).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14613 ($ne).
Removed top 1 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14615 ($ne).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13730 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13738 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13644 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13628 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13624 ($eq).
Removed top 2 bits (of 5) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14592 ($ne).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14590 ($ne).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13591 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13587 ($eq).
Removed top 1 bits (of 7) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14588 ($ne).
Removed top 5 bits (of 6) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14691 ($ne).
Removed top 1 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13286 ($eq).
Removed top 1 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13293 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13416 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13304 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2342 ($sub).
Removed top 29 bits (of 32) from port Y of cell bootloader.$flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2342 ($sub).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3108 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3119 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3141 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3165 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3177 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3182 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3216 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3242 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3283 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3321 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3327 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3333 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3339 ($mux).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3346 ($mux).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_app.\u_spi.$procmux$3349_CMP0 ($eq).
Removed cell bootloader.$flatten\u_app.\u_spi.$procmux$3389 ($pmux).
Removed cell bootloader.$flatten\u_app.$procmux$2928 ($mux).
Removed cell bootloader.$flatten\u_app.$procmux$2899 ($mux).
Removed cell bootloader.$flatten\u_app.$procmux$2881 ($mux).
Removed cell bootloader.$flatten\u_app.$procmux$2861 ($mux).
Removed cell bootloader.$flatten\u_app.$procmux$2803 ($mux).
Removed top 2 bits (of 3) from port B of cell bootloader.$flatten\u_app.$procmux$2793_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bootloader.$flatten\u_app.$procmux$2792_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bootloader.$flatten\u_app.$procmux$2791_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:196$1005 ($sub).
Removed top 16 bits (of 32) from port Y of cell bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:196$1005 ($sub).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:185$1002 ($sub).
Removed top 16 bits (of 32) from port Y of cell bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:185$1002 ($sub).
Removed top 7 bits (of 8) from port B of cell bootloader.$flatten\u_app.$eq$../hdl/bootloader/app.v:142$994 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_app.$add$../hdl/bootloader/app.v:125$991 ($add).
Removed top 6 bits (of 32) from port Y of cell bootloader.$flatten\u_app.$add$../hdl/bootloader/app.v:125$991 ($add).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13783 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13359 ($eq).
Removed top 5 bits (of 6) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14531 ($ne).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13900 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13848 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13908 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13850 ($eq).
Removed top 7 bits (of 14) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13852 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13854 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13856 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13858 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13862 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13868 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13874 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13904 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13880 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13886 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13828 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13892 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13838 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13896 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13840 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13842 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13844 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13846 ($eq).
Removed top 1 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14492 ($eq).
Removed top 3 bits (of 5) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14693 ($ne).
Removed top 2 bits (of 8) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14765 ($ne).
Removed top 4 bits (of 7) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14767 ($ne).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14769 ($ne).
Removed top 2 bits (of 5) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14771 ($ne).
Removed top 3 bits (of 4) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14773 ($ne).
Removed top 1 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14792 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14926 ($ne).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14928 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14937 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14948 ($ne).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14950 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14959 ($ne).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13912 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13918 ($eq).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13926 ($eq).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13930 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13934 ($eq).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13938 ($eq).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13942 ($eq).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13948 ($eq).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13952 ($eq).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13956 ($eq).
Removed top 2 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13977 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13981 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13985 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13989 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13993 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13997 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14001 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14005 ($eq).
Removed top 9 bits (of 13) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14009 ($eq).
Removed top 3 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14017 ($eq).
Removed top 1 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14034 ($eq).
Removed top 1 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14038 ($eq).
Removed top 3 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14042 ($eq).
Removed top 3 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14061 ($eq).
Removed top 2 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14065 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14076 ($eq).
Removed top 3 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14080 ($eq).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14084 ($eq).
Removed top 2 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14088 ($eq).
Removed top 2 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14092 ($eq).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14100 ($eq).
Removed top 3 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14109 ($eq).
Removed top 4 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14113 ($eq).
Removed top 1 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14117 ($eq).
Removed top 3 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14121 ($eq).
Removed top 3 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14125 ($eq).
Removed top 2 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14129 ($eq).
Removed top 2 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14142 ($eq).
Removed top 3 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14146 ($eq).
Removed top 1 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14150 ($eq).
Removed top 1 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14154 ($eq).
Removed top 2 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14158 ($eq).
Removed top 3 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14162 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14166 ($eq).
Removed top 1 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14170 ($eq).
Removed top 2 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14174 ($eq).
Removed top 1 bits (of 3) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14178 ($eq).
Removed top 2 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14188 ($eq).
Removed top 1 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14205 ($eq).
Removed top 1 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14214 ($eq).
Removed top 1 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14223 ($eq).
Removed top 2 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14236 ($eq).
Removed top 1 bits (of 3) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14240 ($eq).
Removed top 2 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14245 ($eq).
Removed top 1 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14249 ($eq).
Removed top 3 bits (of 6) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14253 ($eq).
Removed top 4 bits (of 5) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14281 ($eq).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14285 ($eq).
Removed top 1 bits (of 3) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14301 ($eq).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14314 ($eq).
Removed top 1 bits (of 4) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14319 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14689 ($ne).
Removed top 1 bits (of 12) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14681 ($ne).
Removed top 1 bits (of 3) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14439 ($eq).
Removed top 3 bits (of 9) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14683 ($ne).
Removed top 3 bits (of 10) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14685 ($ne).
Removed top 2 bits (of 8) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14687 ($ne).
Removed top 5 bits (of 7) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14533 ($ne).
Removed top 3 bits (of 7) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13383 ($eq).
Removed top 1 bits (of 5) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14537 ($ne).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13277 ($eq).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7528 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7512 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7490 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7487 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7478 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7418 ($mux).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2733 ($add).
Removed top 28 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2733 ($add).
Removed top 25 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2728 ($shl).
Removed top 64 bits (of 72) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2725 ($and).
Removed top 25 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2724 ($shl).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2711 ($add).
Removed top 30 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2711 ($add).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694 ($sub).
Removed top 27 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694 ($sub).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2690 ($add).
Removed top 28 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2690 ($add).
Removed top 24 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2663 ($shiftx).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7701 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7635 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7567 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7564 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7556 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7543 ($mux).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2647 ($add).
Removed top 28 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2647 ($add).
Removed top 24 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2645 ($shiftx).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635 ($sub).
Removed top 27 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635 ($sub).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2633 ($add).
Removed top 30 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2633 ($add).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2626 ($add).
Removed top 28 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2626 ($add).
Removed top 25 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2621 ($shl).
Removed top 64 bits (of 72) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2618 ($and).
Removed top 25 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2617 ($shl).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13567 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2397 ($add).
Removed top 25 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2397 ($add).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:388$2407 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:400$2418 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:420$2434 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:421$2435 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:422$2437 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$2439 ($eq).
Removed top 7 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2457 ($eq).
Removed top 6 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2463 ($eq).
Removed top 7 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2534 ($ne).
Removed top 6 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2539 ($ne).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11903 ($mux).
Removed top 3 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2559 ($eq).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14584 ($ne).
Removed top 2 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2568 ($eq).
Removed top 21 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2584 ($shiftx).
Removed top 21 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2587 ($shiftx).
Removed top 7 bits (of 8) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7836 ($mux).
Removed top 7 bits (of 8) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7895 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7968 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8088 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8151 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8189 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8575 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8677 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8777 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8934 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8956 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9092 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9111 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9209 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9225 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9358 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9462 ($mux).
Removed top 4 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10162_CMP0 ($eq).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10423 ($mux).
Removed top 5 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10483 ($mux).
Removed top 6 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10836_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10864_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13514 ($eq).
Removed top 5 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10899_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10972_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11010_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14571 ($ne).
Removed top 4 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11049_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11227_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11228_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11229_CMP0 ($eq).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11577 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11671 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11819 ($mux).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1912 ($add).
Removed top 27 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1912 ($add).
Removed top 3 bits (of 4) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:369$2036 ($eq).
Removed top 15 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:382$2052 ($not).
Removed top 14 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2056 ($and).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$7388 ($mux).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2075 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2079 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2083 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2087 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2091 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2095 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2099 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2103 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2107 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2111 ($xor).
Removed top 1 bits (of 4) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2114 ($eq).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$7333 ($mux).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$7330 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$7408 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$7403 ($mux).
Removed top 15 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:453$2208 ($not).
Removed top 14 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2212 ($and).
Removed top 15 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2223 ($shl).
Removed top 3 bits (of 4) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:485$2262 ($ne).
Removed top 1 bits (of 4) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:517$2283 ($eq).
Removed top 1 bits (of 11) from FF cell bootloader.$auto$ff.cc:262:slice$14640 ($adffe).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2322 ($add).
Removed top 28 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2322 ($add).
Removed top 14 bits (of 15) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3506 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3529 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3532 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3540 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3543 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3551 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3554 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3562 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3565 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3573 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3576 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3584 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3587 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3595 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3598 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3820 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3823 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3834 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3837 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3848 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3851 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3862 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3865 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3876 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3879 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3890 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3893 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3904 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3907 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4111 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4114 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4116 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4119 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4239 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4344 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4346 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4349 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4361 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4363 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4366 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4378 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4380 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4383 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4395 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4397 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4400 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4412 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4414 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4417 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4429 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4431 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4434 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4446 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4448 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4451 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4463 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4465 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4468 ($mux).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4631 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4645 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4682 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4685 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4697 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4700 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4712 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4715 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4727 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4730 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4742 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4745 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4757 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4760 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4772 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4775 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4822 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4853 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4940 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4968 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5020 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5045 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5139 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5161 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5267 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5286 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5383 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5385 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5388 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5402 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5404 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5407 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5421 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5423 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5426 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5440 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5442 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5445 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5459 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5461 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5464 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5478 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5480 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5483 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5497 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5499 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5502 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5516 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5518 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5521 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5535 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5537 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5540 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5554 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5556 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5559 ($mux).
Removed top 2 bits (of 5) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5571 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5573 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5575 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5578 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5605 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5621 ($mux).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$5948_CMP0 ($eq).
Removed top 2 bits (of 9) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$13461 ($eq).
Removed top 14 bits (of 15) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6666 ($mux).
Removed top 12 bits (of 18) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596 ($mux).
Removed top 4 bits (of 6) from port B of cell bootloader.$auto$opt_dff.cc:198:make_patterns_logic$14553 ($ne).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12306 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12258 ($mux).
Removed top 1 bits (of 9) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12241 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12148 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12113 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12094 ($mux).
Removed cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11971 ($mux).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1499 ($add).
Removed top 29 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1499 ($add).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$1488 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1480 ($add).
Removed top 14 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1480 ($add).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1458 ($eq).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1449 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1448 ($add).
Removed top 30 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1448 ($add).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1420 ($add).
Removed top 29 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1420 ($add).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1417 ($sub).
Removed top 29 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1417 ($sub).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1408 ($add).
Removed top 30 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1408 ($add).
Removed top 3 bits (of 4) from port B of cell bootloader.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:81$2347 ($eq).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4222 ($mux).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6525 ($mux).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4069 ($mux).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6433 ($mux).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$3940 ($mux).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6200 ($mux).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2226 ($or).
Removed top 14 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2226 ($or).
Removed top 14 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2226 ($or).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6024 ($mux).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2057 ($or).
Removed top 14 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2057 ($or).
Removed top 14 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2057 ($or).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2223 ($shl).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2225 ($and).
Removed top 14 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2225 ($and).
Removed top 14 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2225 ($and).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2054 ($shl).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2056 ($and).
Removed top 14 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2056 ($and).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$4109 ($mux).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2213 ($or).
Removed top 14 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2213 ($or).
Removed top 14 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2213 ($or).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2210 ($shl).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2212 ($and).
Removed top 14 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2212 ($and).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2055 ($not).
Removed top 14 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2055 ($not).
Removed top 14 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2049 ($shl).
Removed top 6 bits (of 32) from wire bootloader.$flatten\u_app.$add$../hdl/bootloader/app.v:125$991_Y.
Removed top 29 bits (of 32) from wire bootloader.$flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2342_Y.
Removed top 28 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2690_Y.
Removed top 30 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2711_Y.
Removed top 28 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2733_Y.
Removed top 64 bits (of 72) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2725_Y.
Removed top 28 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2626_Y.
Removed top 30 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2633_Y.
Removed top 28 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2647_Y.
Removed top 64 bits (of 72) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2618_Y.
Removed top 1 bits (of 2) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2070.
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2322_Y.
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2056_Y.
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2212_Y.
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2225_Y.
Removed top 15 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:382$2051_Y.
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2055_Y.
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2049_Y.
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2054_Y.
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2210_Y.
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2223_Y.
Removed top 1 bits (of 11) from wire bootloader.frame.

12.14. Executing PEEPOPT pass (run peephole optimizers).

12.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 213 unused wires.
<suppressed ~1 debug messages>

12.16. Executing SHARE pass (SAT-based resource sharing).

12.17. Executing TECHMAP pass (map to technology primitives).

12.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

12.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

12.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~5 debug messages>

12.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

12.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module bootloader:
  creating $macc model for $flatten\u_app.$add$../hdl/bootloader/app.v:125$991 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/bootloader/app.v:185$1002 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/bootloader/app.v:196$1005 ($sub).
  creating $macc model for $flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2342 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2690 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2711 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2733 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2626 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2633 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2647 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2397 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1912 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2322 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1448 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1480 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1499 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1420 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1408 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1417 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1417.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1408.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1420.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1499.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1480.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1448.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2322.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1912.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2397.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2647.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2633.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2626.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2733.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2711.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2690.
  creating $alu model for $macc $flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2342.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/bootloader/app.v:196$1005.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/bootloader/app.v:185$1002.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/bootloader/app.v:125$991.
  creating $alu cell for $flatten\u_app.$add$../hdl/bootloader/app.v:125$991: $auto$alumacc.cc:485:replace_alu$15007
  creating $alu cell for $flatten\u_app.$sub$../hdl/bootloader/app.v:185$1002: $auto$alumacc.cc:485:replace_alu$15010
  creating $alu cell for $flatten\u_app.$sub$../hdl/bootloader/app.v:196$1005: $auto$alumacc.cc:485:replace_alu$15013
  creating $alu cell for $flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2342: $auto$alumacc.cc:485:replace_alu$15016
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2690: $auto$alumacc.cc:485:replace_alu$15019
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2711: $auto$alumacc.cc:485:replace_alu$15022
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2733: $auto$alumacc.cc:485:replace_alu$15025
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694: $auto$alumacc.cc:485:replace_alu$15028
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2626: $auto$alumacc.cc:485:replace_alu$15031
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2633: $auto$alumacc.cc:485:replace_alu$15034
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2647: $auto$alumacc.cc:485:replace_alu$15037
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635: $auto$alumacc.cc:485:replace_alu$15040
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2397: $auto$alumacc.cc:485:replace_alu$15043
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1912: $auto$alumacc.cc:485:replace_alu$15046
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2322: $auto$alumacc.cc:485:replace_alu$15049
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1448: $auto$alumacc.cc:485:replace_alu$15052
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1480: $auto$alumacc.cc:485:replace_alu$15055
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1499: $auto$alumacc.cc:485:replace_alu$15058
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1420: $auto$alumacc.cc:485:replace_alu$15061
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1408: $auto$alumacc.cc:485:replace_alu$15064
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1417: $auto$alumacc.cc:485:replace_alu$15067
  created 21 $alu and 0 $macc cells.

12.21. Executing OPT pass (performing simple optimizations).

12.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

12.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

12.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3394: { $flatten\u_app.\u_spi.$procmux$3210_CMP $auto$opt_reduce.cc:134:opt_mux$15071 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12552: $auto$opt_reduce.cc:134:opt_mux$13193
  Optimizing cells in module \bootloader.
Performed a total of 2 changes.

12.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~177 debug messages>
Removed a total of 59 cells.

12.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$14895 ($adffe) from module bootloader (D = \u_app.u_spi.wr_data_d, Q = \u_app.u_spi.wr_data_q).

12.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 65 unused wires.
<suppressed ~1 debug messages>

12.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.21.9. Rerunning OPT passes. (Maybe there is more to do..)

12.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~135 debug messages>

12.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$15076: { $auto$opt_dff.cc:197:make_patterns_logic$15073 $auto$opt_dff.cc:197:make_patterns_logic$14900 $auto$opt_dff.cc:197:make_patterns_logic$14898 $auto$opt_dff.cc:197:make_patterns_logic$14883 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7117: { $auto$opt_reduce.cc:134:opt_mux$13185 $auto$opt_reduce.cc:134:opt_mux$15078 }
  Optimizing cells in module \bootloader.
Performed a total of 2 changes.

12.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.21.13. Executing OPT_DFF pass (perform DFF optimizations).

12.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

12.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.21.16. Rerunning OPT passes. (Maybe there is more to do..)

12.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~135 debug messages>

12.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.21.20. Executing OPT_DFF pass (perform DFF optimizations).

12.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.21.23. Finished OPT passes. (There is nothing left to do.)

12.22. Executing MEMORY pass.

12.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

12.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

12.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

12.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

12.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

12.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

12.25. Executing TECHMAP pass (map to technology primitives).

12.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

12.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

12.26. Executing ICE40_BRAMINIT pass.

12.27. Executing OPT pass (performing simple optimizations).

12.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~199 debug messages>

12.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.27.3. Executing OPT_DFF pass (perform DFF optimizations).

12.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 3 unused cells and 109 unused wires.
<suppressed ~4 debug messages>

12.27.5. Finished fast OPT passes.

12.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

12.29. Executing OPT pass (performing simple optimizations).

12.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

12.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2694_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2695_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2635_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2636_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3527:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141 [14] $auto$opt_expr.cc:205:group_cell_inputs$15174 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141 [1] $auto$opt_expr.cc:205:group_cell_inputs$15174 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15174 [14] $auto$opt_expr.cc:205:group_cell_inputs$15174 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15174 [13] $auto$opt_expr.cc:205:group_cell_inputs$15174 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15181 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186 [1] $auto$opt_expr.cc:205:group_cell_inputs$15181 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15174 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186 [15] $auto$opt_expr.cc:205:group_cell_inputs$15181 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186 [14] $auto$opt_expr.cc:205:group_cell_inputs$15181 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15174 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3538:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137 [14] $auto$opt_expr.cc:205:group_cell_inputs$15167 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137 [1] $auto$opt_expr.cc:205:group_cell_inputs$15167 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15167 [14] $auto$opt_expr.cc:205:group_cell_inputs$15167 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15167 [13] $auto$opt_expr.cc:205:group_cell_inputs$15167 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15174 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141 [1] $auto$opt_expr.cc:205:group_cell_inputs$15174 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15167 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141 [15] $auto$opt_expr.cc:205:group_cell_inputs$15174 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141 [14] $auto$opt_expr.cc:205:group_cell_inputs$15174 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2141 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15167 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3549:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133 [14] $auto$opt_expr.cc:205:group_cell_inputs$15160 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133 [1] $auto$opt_expr.cc:205:group_cell_inputs$15160 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15160 [14] $auto$opt_expr.cc:205:group_cell_inputs$15160 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15160 [13] $auto$opt_expr.cc:205:group_cell_inputs$15160 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15167 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137 [1] $auto$opt_expr.cc:205:group_cell_inputs$15167 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15160 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137 [15] $auto$opt_expr.cc:205:group_cell_inputs$15167 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137 [14] $auto$opt_expr.cc:205:group_cell_inputs$15167 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2137 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15160 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3560:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129 [14] $auto$opt_expr.cc:205:group_cell_inputs$15153 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129 [1] $auto$opt_expr.cc:205:group_cell_inputs$15153 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15153 [14] $auto$opt_expr.cc:205:group_cell_inputs$15153 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15153 [13] $auto$opt_expr.cc:205:group_cell_inputs$15153 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15160 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133 [1] $auto$opt_expr.cc:205:group_cell_inputs$15160 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15153 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133 [15] $auto$opt_expr.cc:205:group_cell_inputs$15160 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133 [14] $auto$opt_expr.cc:205:group_cell_inputs$15160 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2133 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15153 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3571:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125 [14] $auto$opt_expr.cc:205:group_cell_inputs$15146 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125 [1] $auto$opt_expr.cc:205:group_cell_inputs$15146 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15146 [14] $auto$opt_expr.cc:205:group_cell_inputs$15146 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15146 [13] $auto$opt_expr.cc:205:group_cell_inputs$15146 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15153 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129 [1] $auto$opt_expr.cc:205:group_cell_inputs$15153 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15146 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129 [15] $auto$opt_expr.cc:205:group_cell_inputs$15153 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129 [14] $auto$opt_expr.cc:205:group_cell_inputs$15153 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2129 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15146 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3582:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121 [14] $auto$opt_expr.cc:205:group_cell_inputs$15139 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121 [1] $auto$opt_expr.cc:205:group_cell_inputs$15139 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15139 [14] $auto$opt_expr.cc:205:group_cell_inputs$15139 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15139 [13] $auto$opt_expr.cc:205:group_cell_inputs$15139 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15146 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125 [1] $auto$opt_expr.cc:205:group_cell_inputs$15146 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15139 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125 [15] $auto$opt_expr.cc:205:group_cell_inputs$15146 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125 [14] $auto$opt_expr.cc:205:group_cell_inputs$15146 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2125 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15139 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3659:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3677:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3902:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15132 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$15132 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15139 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121 [1] $auto$opt_expr.cc:205:group_cell_inputs$15139 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15132 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121 [15] $auto$opt_expr.cc:205:group_cell_inputs$15139 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121 [14] $auto$opt_expr.cc:205:group_cell_inputs$15139 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2121 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3917:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4341:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186 [14] $auto$opt_expr.cc:205:group_cell_inputs$15181 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186 [1] $auto$opt_expr.cc:205:group_cell_inputs$15181 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15181 [14] $auto$opt_expr.cc:205:group_cell_inputs$15181 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15181 [13] $auto$opt_expr.cc:205:group_cell_inputs$15181 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2149
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1880.$result[15:0]$2186 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15181 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2149 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2149 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2149 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2149 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1879.$result[15:0]$2149 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15181 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5381:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15127 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2106 [1] $auto$opt_expr.cc:205:group_cell_inputs$15127 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15127 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15127 [3] $auto$opt_expr.cc:205:group_cell_inputs$15127 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2110
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2106 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15127 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2110 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2110 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2110 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2110 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15127 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5400:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15122 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2102 [1] $auto$opt_expr.cc:205:group_cell_inputs$15122 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15122 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15122 [3] $auto$opt_expr.cc:205:group_cell_inputs$15122 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2106 [4] $auto$opt_expr.cc:205:group_cell_inputs$15127 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2106 [1] $auto$opt_expr.cc:205:group_cell_inputs$15127 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2102 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15122 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15127 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2106 [4] $auto$opt_expr.cc:205:group_cell_inputs$15127 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2106 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15122 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5419:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15117 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2098 [1] $auto$opt_expr.cc:205:group_cell_inputs$15117 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15117 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15117 [3] $auto$opt_expr.cc:205:group_cell_inputs$15117 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2102 [4] $auto$opt_expr.cc:205:group_cell_inputs$15122 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2102 [1] $auto$opt_expr.cc:205:group_cell_inputs$15122 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2098 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15117 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15122 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2102 [4] $auto$opt_expr.cc:205:group_cell_inputs$15122 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2102 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15117 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5438:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15112 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2094 [1] $auto$opt_expr.cc:205:group_cell_inputs$15112 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15112 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15112 [3] $auto$opt_expr.cc:205:group_cell_inputs$15112 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2098 [4] $auto$opt_expr.cc:205:group_cell_inputs$15117 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2098 [1] $auto$opt_expr.cc:205:group_cell_inputs$15117 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2094 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15112 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15117 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2098 [4] $auto$opt_expr.cc:205:group_cell_inputs$15117 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2098 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15112 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5457:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15107 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2090 [1] $auto$opt_expr.cc:205:group_cell_inputs$15107 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15107 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15107 [3] $auto$opt_expr.cc:205:group_cell_inputs$15107 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2094 [4] $auto$opt_expr.cc:205:group_cell_inputs$15112 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2094 [1] $auto$opt_expr.cc:205:group_cell_inputs$15112 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2090 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15107 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15112 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2094 [4] $auto$opt_expr.cc:205:group_cell_inputs$15112 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2094 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15107 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5476:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15102 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2086 [1] $auto$opt_expr.cc:205:group_cell_inputs$15102 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15102 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15102 [3] $auto$opt_expr.cc:205:group_cell_inputs$15102 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2090 [4] $auto$opt_expr.cc:205:group_cell_inputs$15107 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2090 [1] $auto$opt_expr.cc:205:group_cell_inputs$15107 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2086 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15102 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15107 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2090 [4] $auto$opt_expr.cc:205:group_cell_inputs$15107 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2090 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15102 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5495:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15097 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2082 [1] $auto$opt_expr.cc:205:group_cell_inputs$15097 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15097 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15097 [3] $auto$opt_expr.cc:205:group_cell_inputs$15097 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2086 [4] $auto$opt_expr.cc:205:group_cell_inputs$15102 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2086 [1] $auto$opt_expr.cc:205:group_cell_inputs$15102 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2082 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15097 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15102 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2086 [4] $auto$opt_expr.cc:205:group_cell_inputs$15102 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2086 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15097 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5514:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15092 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2078 [1] $auto$opt_expr.cc:205:group_cell_inputs$15092 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15092 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15092 [3] $auto$opt_expr.cc:205:group_cell_inputs$15092 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2082 [4] $auto$opt_expr.cc:205:group_cell_inputs$15097 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2082 [1] $auto$opt_expr.cc:205:group_cell_inputs$15097 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2078 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15092 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15097 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2082 [4] $auto$opt_expr.cc:205:group_cell_inputs$15097 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2082 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15092 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5533:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15087 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2074 [1] $auto$opt_expr.cc:205:group_cell_inputs$15087 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15087 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15087 [3] $auto$opt_expr.cc:205:group_cell_inputs$15087 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2078 [4] $auto$opt_expr.cc:205:group_cell_inputs$15092 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2078 [1] $auto$opt_expr.cc:205:group_cell_inputs$15092 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2074 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15087 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15092 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2078 [4] $auto$opt_expr.cc:205:group_cell_inputs$15092 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2078 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15087 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5552:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15082 [1] $auto$opt_expr.cc:205:group_cell_inputs$15082 [2] $auto$opt_expr.cc:205:group_cell_inputs$15082 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15082 [1] $auto$wreduce.cc:454:run$14988 [1] $auto$opt_expr.cc:205:group_cell_inputs$15082 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2074 [4] $auto$opt_expr.cc:205:group_cell_inputs$15087 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2074 [1] $auto$opt_expr.cc:205:group_cell_inputs$15087 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15082 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$14988 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15087 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2074 [4] $auto$opt_expr.cc:205:group_cell_inputs$15087 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1877.$result[4:0]$2074 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15082 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5571:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$15082 [1] $auto$wreduce.cc:454:run$14988 [1] $auto$opt_expr.cc:205:group_cell_inputs$15082 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$15082 [1:0]
      New connections: $auto$wreduce.cc:454:run$14988 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12241:
      Old ports: A=8'00000000, B=8'10000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12320:
      Old ports: A={ 1'1 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596_Y [5:0]
      New ports: A=2'1x, B=2'00, Y={ $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596_Y [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596_Y [5:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596_Y [1] } = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12636:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12704:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \bootloader.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3710:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3725:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4009:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12320:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \bootloader.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3767:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3779:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \bootloader.
Performed a total of 35 changes.

12.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.29.6. Executing OPT_DFF pass (perform DFF optimizations).

12.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

12.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~5 debug messages>

12.29.9. Rerunning OPT passes. (Maybe there is more to do..)

12.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

12.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.29.13. Executing OPT_DFF pass (perform DFF optimizations).

12.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

12.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.29.16. Rerunning OPT passes. (Maybe there is more to do..)

12.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

12.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.29.20. Executing OPT_DFF pass (perform DFF optimizations).

12.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.29.23. Finished OPT passes. (There is nothing left to do.)

12.30. Executing ICE40_WRAPCARRY pass (wrap carries).

12.31. Executing TECHMAP pass (map to technology primitives).

12.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

12.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $not.
Using template $paramod$a8151eed7df109f18d5adf1169b40bb7b9e884a8\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:d706445b01d30e7e39c300843f011860ca2fe277$paramod$4cab501b307a93c2d80616155318b09503c0bdfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

12.31.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4989 debug messages>

12.31.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~820 debug messages>

12.32. Executing OPT pass (performing simple optimizations).

12.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~13413 debug messages>

12.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~11487 debug messages>
Removed a total of 3829 cells.

12.32.3. Executing OPT_DFF pass (perform DFF optimizations).

12.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 3624 unused cells and 2463 unused wires.
<suppressed ~3629 debug messages>

12.32.5. Finished fast OPT passes.

12.33. Executing ICE40_OPT pass (performing simple optimizations).

12.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15007.slice[0].carry: CO=\u_app.timer_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15010.slice[0].carry: CO=\u_app.wr_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15013.slice[0].carry: CO=\u_app.rd_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15016.slice[0].carry: CO=\u_app.u_spi.bit_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15019.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15025.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15028.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15028.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15028.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15031.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15037.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15040.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15040.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15040.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15043.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15046.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15049.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15055.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15058.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15061.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15067.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

12.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~105 debug messages>

12.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

12.33.4. Executing OPT_DFF pass (perform DFF optimizations).

12.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

12.33.6. Rerunning OPT passes. (Removed registers in this run.)

12.33.7. Running ICE40 specific optimizations.

12.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.33.10. Executing OPT_DFF pass (perform DFF optimizations).

12.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.33.12. Finished OPT passes. (There is nothing left to do.)

12.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

12.35. Executing TECHMAP pass (map to technology primitives).

12.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

12.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~527 debug messages>

12.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15007.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15010.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15013.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15016.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15019.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15025.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15028.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15028.slice[4].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15031.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15037.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15040.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15040.slice[4].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15043.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15046.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15049.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15055.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15058.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15061.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15067.slice[0].carry ($lut).

12.38. Executing ICE40_OPT pass (performing simple optimizations).

12.38.1. Running ICE40 specific optimizations.

12.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~703 debug messages>

12.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~1593 debug messages>
Removed a total of 531 cells.

12.38.4. Executing OPT_DFF pass (perform DFF optimizations).

12.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 3524 unused wires.
<suppressed ~1 debug messages>

12.38.6. Rerunning OPT passes. (Removed registers in this run.)

12.38.7. Running ICE40 specific optimizations.

12.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.38.10. Executing OPT_DFF pass (perform DFF optimizations).

12.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.38.12. Finished OPT passes. (There is nothing left to do.)

12.39. Executing TECHMAP pass (map to technology primitives).

12.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

12.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

12.40. Executing ABC pass (technology mapping using ABC).

12.40.1. Extracting gate netlist of module `\bootloader' to `<abc-temp-dir>/input.blif'..
Extracted 4279 gates and 4845 wires to a netlist network with 564 inputs and 485 outputs.

12.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     717.
ABC: Participating nodes from both networks       =    1587.
ABC: Participating nodes from the first network   =     717. (  61.86 % of nodes)
ABC: Participating nodes from the second network  =     870. (  75.06 % of nodes)
ABC: Node pairs (any polarity)                    =     717. (  61.86 % of names can be moved)
ABC: Node pairs (same polarity)                   =     612. (  52.80 % of names can be moved)
ABC: Total runtime =     0.13 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

12.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1158
ABC RESULTS:        internal signals:     3796
ABC RESULTS:           input signals:      564
ABC RESULTS:          output signals:      485
Removing temp directory.

12.41. Executing ICE40_WRAPCARRY pass (wrap carries).

12.42. Executing TECHMAP pass (map to technology primitives).

12.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

12.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 15 unused cells and 2788 unused wires.

12.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1266
  1-LUT               11
  2-LUT              230
  3-LUT              421
  4-LUT              604
  with \SB_CARRY    (#0)   96
  with \SB_CARRY    (#1)   94

Eliminating LUTs.
Number of LUTs:     1266
  1-LUT               11
  2-LUT              230
  3-LUT              421
  4-LUT              604
  with \SB_CARRY    (#0)   96
  with \SB_CARRY    (#1)   94

Combining LUTs.
Number of LUTs:     1230
  1-LUT               11
  2-LUT              188
  3-LUT              397
  4-LUT              634
  with \SB_CARRY    (#0)   96
  with \SB_CARRY    (#1)   94

Eliminated 0 LUTs.
Combined 36 LUTs.
<suppressed ~6786 debug messages>

12.44. Executing TECHMAP pass (map to technology primitives).

12.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$310dc7912bb5756ab08137f6868c0abbecf66466\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$f9b23607283bc509e913fd83d04392c7d5840c9f\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$71d60389770c4efcc68e86e1d5a8e56f68a9a589\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$a083fdca796ccd932545ed7fd9c1fe84d7b8dbef\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$ef35bcdaff06bf7b034c2881ac7f9889f0f5f82b\$lut for cells of type $lut.
Using template $paramod$f65ee35bb015c193ac754df333e0228f2afffa0c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$93f88d1396db449b71126dcb19be37c7227722f9\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$834be9a79128ca999f9b446c5698ef3fe5f4f44f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$adac5163f2ca606e303e4fcb6e4ac1a8cfe9825d\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$ffa2c3035f7f4404aac6cc2bdc1275876c9ed078\$lut for cells of type $lut.
Using template $paramod$c8c6b9a00007e3a273f9d05a5c98cf84f8b5d857\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$f19f437a80a1c887bf9e67e376622455ae08e7be\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$f9d1ff451b86003d2653805231d1f56d39903e00\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$aefabbfb9c1b4f52428d3138553c9ded9b193061\$lut for cells of type $lut.
Using template $paramod$fd0c475e3e6f20ad225673464af09a8de603ab71\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$780375c9bd4a74671d040f17582de38f90afbb3c\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod$38debc9ecb856f8fdb72adb11bd5220839a653fd\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$065fd217c9e52811e197d31dc7a9ac977054a742\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$18b36052d36cf72729de86cdac9ca94acc9d989c\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$e9ba0bc9a2ad1058e6d1287dbaf97e62b56821df\$lut for cells of type $lut.
Using template $paramod$9c9e14a51f082901c37518c9a35d78dd45431d88\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$995b8b0315a77d6205bbf5fb7a51bc65ea6b861f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$c2d2bfc2aa48753687a785c7875fcdf43e1af39b\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$8ff049b8516c2f8f74e5ea53e4e574b0441ac9d7\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$8daf2963037e23f1e3477c42ad3ed09d09cf2b14\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3729 debug messages>
Removed 0 unused cells and 2730 unused wires.

12.45. Executing AUTONAME pass.
Renamed 38948 objects in module bootloader (80 iterations).
<suppressed ~2596 debug messages>

12.46. Executing HIERARCHY pass (managing design hierarchy).

12.46.1. Analyzing design hierarchy..
Top module:  \bootloader

12.46.2. Analyzing design hierarchy..
Top module:  \bootloader
Removed 0 unused modules.

12.47. Printing statistics.

=== bootloader ===

   Number of wires:               1057
   Number of wire bits:           3261
   Number of public wires:        1057
   Number of public wire bits:    3261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1836
     SB_CARRY                       96
     SB_DFFER                      399
     SB_DFFES                        7
     SB_DFFR                        95
     SB_DFFS                         4
     SB_IO                           3
     SB_LUT4                      1230
     SB_PLL40_CORE                   1
     SB_WARMBOOT                     1

12.48. Executing CHECK pass (checking for obvious problems).
Checking module bootloader...
Found and reported 0 problems.

13. Executing JSON backend.

End of script. Logfile hash: 2a33d1d555, CPU: user 7.04s system 0.09s, MEM: 126.24 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 45x opt_expr (1 sec), 12% 26x opt_clean (0 sec), ...
