0.6
2018.3
Dec  6 2018
23:39:36
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.srcs/sim_1/new/Lab2_top_tb.v,1613528246,verilog,,,,Lab2_top_tb,,,,,,,,
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.srcs/sources_1/ip/Lab2_mem/sim/Lab2_mem.v,1613453281,verilog,,/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.srcs/sources_1/new/Lab2_top.v,,Lab2_mem,,,,,,,,
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.srcs/sources_1/new/Lab2_top.v,1613486510,verilog,,/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.srcs/sim_1/new/Lab2_top_tb.v,,Lab2_top,,,,,,,,
