<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>MEE_EC</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>pwm</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>pwm</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2143355e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>pwm</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2143355e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e1df8614</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sw0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sine_ampl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.width_p&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>div_factor_freqhigh</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>div_factor_freqlow</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>width_p</spirit:name>
        <spirit:displayName>Width P</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.width_p" spirit:bitStringLength="10">&quot;0000001100&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>frequency_trigger_rtl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pwm_rtl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b3b44191</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>frequency_trigger_rtl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pwm_rtl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/pwm_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e1df8614</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>pwm_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>width_p</spirit:name>
      <spirit:displayName>Width P</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.width_p" spirit:bitStringLength="10">&quot;0000001100&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">pwm_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>My_IPs</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>pwm_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-03-12T21:09:55Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b83756_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500ac28_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a702c5_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214cc00c_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d7f2cd_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3628955_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c00c4c2_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342d5e87_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f48d0f0_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f02cfc_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d24b34e_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b55d985_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267c48f8_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bc4b43_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f95b23c_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42dc6525_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41994cce_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba3397d_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c47706_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653d95fd_ARCHIVE_LOCATION">c:/users/ricar/desktop/eletronicaconfiguravel/configurableeletronic/classpl4_packaging ip and ip integrator-20200312/lab4_sources/pwm/pwm.srcs/sources_1/imports/lab4_sources</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9deccb_ARCHIVE_LOCATION">C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4_Packaging IP and IP Integrator-20200312/Lab4_sources/ip_repository</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15668cf_ARCHIVE_LOCATION">C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4_Packaging IP and IP Integrator-20200312/Lab4_sources/ip_repository</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebb49f9_ARCHIVE_LOCATION">C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL4_Packaging IP and IP Integrator-20200312/Lab4_sources/ip_repository</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="13b66d43"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="28d3e8d5"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8ec5d3ca"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="51acdc9f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
