
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -192.86

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[691]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3458.32    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.71    1.40    1.84 ^ gen_regfile_ff.register_file_i.rf_reg_q[691]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.84   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[691]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.32    2.32   library removal time
                                  2.32   data required time
-----------------------------------------------------------------------------
                                  2.32   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.93    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.34    0.01    0.02    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[691]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3458.32    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.71    1.40    1.84 ^ gen_regfile_ff.register_file_i.rf_reg_q[691]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.84   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[691]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.35    1.85   library recovery time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[350]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.45    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.05    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   40.59    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   39.62    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   54.43    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.34 ^ _18242_/A (BUF_X2)
    10   17.87    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18271_/A (BUF_X2)
    10   31.04    0.04    0.06    0.44 ^ _18271_/Z (BUF_X2)
                                         _12388_ (net)
                  0.04    0.00    0.45 ^ _18325_/A (BUF_X1)
    10   30.30    0.07    0.10    0.54 ^ _18325_/Z (BUF_X1)
                                         _12440_ (net)
                  0.07    0.00    0.54 ^ _18355_/S (MUX2_X1)
     1    1.96    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    2.53    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   34.00    0.16    0.18    0.91 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.66    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    4.32    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20603_/A (INV_X1)
     7   15.81    0.04    0.06    1.05 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.05 ^ _20604_/A2 (NAND2_X1)
     1    3.51    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    4.06    0.02    0.09    1.16 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.16 v _30168_/CI (FA_X1)
     1    1.82    0.01    0.11    1.27 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.27 ^ _21493_/A (INV_X1)
     1    2.92    0.01    0.01    1.28 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 v _30169_/CI (FA_X1)
     1    3.89    0.02    0.09    1.37 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.37 v _30174_/A (FA_X1)
     1    2.19    0.01    0.12    1.49 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.49 ^ _21168_/A (INV_X1)
     1    3.76    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    3.93    0.02    0.12    1.62 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.62 ^ _30179_/A (FA_X1)
     1    2.04    0.02    0.09    1.70 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.70 v _21495_/A (INV_X1)
     1    3.35    0.01    0.02    1.72 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    4.70    0.04    0.06    1.79 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.79 ^ _23568_/B2 (AOI21_X1)
     3    6.19    0.02    0.03    1.82 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.82 v _23570_/A (AOI21_X1)
     3    6.39    0.04    0.07    1.88 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.88 ^ _23655_/A4 (AND4_X1)
     2    3.83    0.02    0.07    1.95 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.95 ^ _23717_/A1 (NOR2_X1)
     1    1.60    0.01    0.01    1.96 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.96 v _23718_/B2 (AOI21_X1)
     3    7.54    0.05    0.06    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.03 ^ _23878_/B1 (AOI221_X1)
     2    4.07    0.02    0.04    2.07 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.02    0.00    2.07 v _23931_/B1 (OAI21_X1)
     1    2.24    0.02    0.04    2.10 ^ _23931_/ZN (OAI21_X1)
                                         _06427_ (net)
                  0.02    0.00    2.10 ^ _23932_/B1 (AOI21_X1)
     2    3.94    0.01    0.02    2.13 v _23932_/ZN (AOI21_X1)
                                         _06428_ (net)
                  0.01    0.00    2.13 v _23933_/B (XNOR2_X1)
     1    4.12    0.02    0.05    2.17 v _23933_/ZN (XNOR2_X1)
                                         _06429_ (net)
                  0.02    0.00    2.17 v _23934_/B1 (AOI21_X1)
     2    4.56    0.03    0.04    2.22 ^ _23934_/ZN (AOI21_X1)
                                         _06430_ (net)
                  0.03    0.00    2.22 ^ _23936_/A2 (NOR3_X1)
     1    4.19    0.01    0.02    2.24 v _23936_/ZN (NOR3_X1)
                                         _06432_ (net)
                  0.01    0.00    2.24 v _23955_/A2 (NOR4_X1)
     1    7.54    0.10    0.13    2.36 ^ _23955_/ZN (NOR4_X1)
                                         _06451_ (net)
                  0.10    0.00    2.37 ^ _23960_/A1 (OR2_X1)
     4    8.69    0.02    0.05    2.42 ^ _23960_/ZN (OR2_X1)
                                         _06456_ (net)
                  0.02    0.00    2.42 ^ _23961_/A (BUF_X2)
    10   22.10    0.03    0.05    2.47 ^ _23961_/Z (BUF_X2)
                                         _06457_ (net)
                  0.03    0.00    2.47 ^ _24520_/B2 (OAI21_X1)
     1    1.18    0.02    0.02    2.49 v _24520_/ZN (OAI21_X1)
                                         _01558_ (net)
                  0.02    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[350]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[350]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[691]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3458.32    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.71    1.40    1.84 ^ gen_regfile_ff.register_file_i.rf_reg_q[691]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.84   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[691]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.35    1.85   library recovery time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[350]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.45    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.05    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   40.59    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   39.62    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   54.43    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.34 ^ _18242_/A (BUF_X2)
    10   17.87    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18271_/A (BUF_X2)
    10   31.04    0.04    0.06    0.44 ^ _18271_/Z (BUF_X2)
                                         _12388_ (net)
                  0.04    0.00    0.45 ^ _18325_/A (BUF_X1)
    10   30.30    0.07    0.10    0.54 ^ _18325_/Z (BUF_X1)
                                         _12440_ (net)
                  0.07    0.00    0.54 ^ _18355_/S (MUX2_X1)
     1    1.96    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    2.53    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   34.00    0.16    0.18    0.91 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.66    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    4.32    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20603_/A (INV_X1)
     7   15.81    0.04    0.06    1.05 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.05 ^ _20604_/A2 (NAND2_X1)
     1    3.51    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    4.06    0.02    0.09    1.16 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.16 v _30168_/CI (FA_X1)
     1    1.82    0.01    0.11    1.27 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.27 ^ _21493_/A (INV_X1)
     1    2.92    0.01    0.01    1.28 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 v _30169_/CI (FA_X1)
     1    3.89    0.02    0.09    1.37 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.37 v _30174_/A (FA_X1)
     1    2.19    0.01    0.12    1.49 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.49 ^ _21168_/A (INV_X1)
     1    3.76    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    3.93    0.02    0.12    1.62 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.62 ^ _30179_/A (FA_X1)
     1    2.04    0.02    0.09    1.70 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.70 v _21495_/A (INV_X1)
     1    3.35    0.01    0.02    1.72 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    4.70    0.04    0.06    1.79 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.79 ^ _23568_/B2 (AOI21_X1)
     3    6.19    0.02    0.03    1.82 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.82 v _23570_/A (AOI21_X1)
     3    6.39    0.04    0.07    1.88 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.88 ^ _23655_/A4 (AND4_X1)
     2    3.83    0.02    0.07    1.95 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.95 ^ _23717_/A1 (NOR2_X1)
     1    1.60    0.01    0.01    1.96 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.96 v _23718_/B2 (AOI21_X1)
     3    7.54    0.05    0.06    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.03 ^ _23878_/B1 (AOI221_X1)
     2    4.07    0.02    0.04    2.07 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.02    0.00    2.07 v _23931_/B1 (OAI21_X1)
     1    2.24    0.02    0.04    2.10 ^ _23931_/ZN (OAI21_X1)
                                         _06427_ (net)
                  0.02    0.00    2.10 ^ _23932_/B1 (AOI21_X1)
     2    3.94    0.01    0.02    2.13 v _23932_/ZN (AOI21_X1)
                                         _06428_ (net)
                  0.01    0.00    2.13 v _23933_/B (XNOR2_X1)
     1    4.12    0.02    0.05    2.17 v _23933_/ZN (XNOR2_X1)
                                         _06429_ (net)
                  0.02    0.00    2.17 v _23934_/B1 (AOI21_X1)
     2    4.56    0.03    0.04    2.22 ^ _23934_/ZN (AOI21_X1)
                                         _06430_ (net)
                  0.03    0.00    2.22 ^ _23936_/A2 (NOR3_X1)
     1    4.19    0.01    0.02    2.24 v _23936_/ZN (NOR3_X1)
                                         _06432_ (net)
                  0.01    0.00    2.24 v _23955_/A2 (NOR4_X1)
     1    7.54    0.10    0.13    2.36 ^ _23955_/ZN (NOR4_X1)
                                         _06451_ (net)
                  0.10    0.00    2.37 ^ _23960_/A1 (OR2_X1)
     4    8.69    0.02    0.05    2.42 ^ _23960_/ZN (OR2_X1)
                                         _06456_ (net)
                  0.02    0.00    2.42 ^ _23961_/A (BUF_X2)
    10   22.10    0.03    0.05    2.47 ^ _23961_/Z (BUF_X2)
                                         _06457_ (net)
                  0.03    0.00    2.47 ^ _24520_/B2 (OAI21_X1)
     1    1.18    0.02    0.02    2.49 v _24520_/ZN (OAI21_X1)
                                         _01558_ (net)
                  0.02    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[350]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[350]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.40e-03   1.56e-04   1.29e-02  16.8%
Combinational          2.98e-02   3.36e-02   4.29e-04   6.39e-02  82.8%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.54e-02   5.85e-04   7.72e-02 100.0%
                          53.4%      45.9%       0.8%
