#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028fcbc0 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v0000000002990350_0 .var "clk", 0 0;
v00000000029905d0_0 .var/i "f", 31 0;
v0000000002990cb0_0 .var/i "index", 31 0;
v0000000002990670_0 .var/i "memoryFile", 31 0;
v0000000002990710_0 .var "reset", 0 0;
S_00000000027ab9b0 .scope module, "CPU_Test1" "mipsCPUData1" 2 13, 3 1 0, S_00000000028fcbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000298cdd0_0 .net "MOC", 0 0, v0000000002989db0_0;  1 drivers
v000000000298be30_0 .net *"_s11", 3 0, L_00000000029a6fc0;  1 drivers
v000000000298c3d0_0 .net "aluB", 31 0, v000000000291af30_0;  1 drivers
v000000000298cb50_0 .net "aluCode", 5 0, v000000000291b930_0;  1 drivers
v000000000298cbf0_0 .net "aluOut", 31 0, v000000000298cd30_0;  1 drivers
v000000000298b7f0_0 .net "aluSource", 1 0, v000000000291ab70_0;  1 drivers
v000000000298cc90_0 .net "andOut", 0 0, v000000000298b6b0_0;  1 drivers
v00000000029907b0_0 .net "branch", 0 0, v000000000291b9d0_0;  1 drivers
v000000000298fe50_0 .net "branchAddOut", 31 0, v000000000298c830_0;  1 drivers
v0000000002991070_0 .net "branchSelect", 31 0, v000000000291b7f0_0;  1 drivers
v000000000298f770_0 .net "byte", 0 0, v000000000291ba70_0;  1 drivers
v0000000002990850_0 .net "clk", 0 0, v0000000002990350_0;  1 drivers
v000000000298fa90_0 .net "func", 5 0, v000000000298c8d0_0;  1 drivers
v000000000298f810_0 .net "immediate", 0 0, v000000000291b250_0;  1 drivers
v00000000029903f0_0 .net "instruction", 31 0, v0000000002988a50_0;  1 drivers
v0000000002990d50_0 .net "irLoad", 0 0, v000000000291b2f0_0;  1 drivers
v0000000002991250_0 .net "jump", 0 0, v000000000291c330_0;  1 drivers
v000000000298f630_0 .net "jumpMuxOut", 31 0, v0000000002988f50_0;  1 drivers
v000000000298fef0_0 .net "marInput", 31 0, v000000000298bcf0_0;  1 drivers
v00000000029911b0_0 .net "marLoad", 0 0, v000000000291b390_0;  1 drivers
v0000000002991390_0 .net "mdrData", 31 0, v0000000002988af0_0;  1 drivers
v000000000298fbd0_0 .net "mdrIn", 31 0, v000000000298cfb0_0;  1 drivers
v0000000002990490_0 .net "mdrLoad", 0 0, v000000000291bb10_0;  1 drivers
v000000000298fc70_0 .net "mdrSource", 0 0, v000000000291c1f0_0;  1 drivers
v000000000298fd10_0 .net "memAdress", 31 0, v0000000002989450_0;  1 drivers
v000000000298fdb0_0 .net "memData", 31 0, v0000000002988cd0_0;  1 drivers
v000000000298ff90_0 .net "memEnable", 0 0, v000000000291c650_0;  1 drivers
v00000000029900d0_0 .net "next", 31 0, v00000000029887d0_0;  1 drivers
v000000000298f8b0_0 .net "npcLoad", 0 0, v000000000291c470_0;  1 drivers
v000000000298f590_0 .net "pcAdd4", 31 0, L_00000000029a5620;  1 drivers
v00000000029908f0_0 .net "pcLoad", 0 0, v000000000291ac10_0;  1 drivers
v0000000002990030_0 .net "pcOut", 31 0, v0000000002988e10_0;  1 drivers
v0000000002990990_0 .net "pcSelect", 0 0, v000000000291bd90_0;  1 drivers
v000000000298f950_0 .net "regMuxOut", 4 0, v00000000029893b0_0;  1 drivers
v0000000002990a30_0 .net "regOutA", 31 0, v00000000029896d0_0;  1 drivers
v0000000002990df0_0 .net "regOutB", 31 0, v0000000002988eb0_0;  1 drivers
v0000000002990530_0 .net "regWrite", 0 0, v000000000291c510_0;  1 drivers
v000000000298f9f0_0 .net "reset", 0 0, v0000000002990710_0;  1 drivers
v000000000298f6d0_0 .net "rfSource", 0 0, v0000000002988910_0;  1 drivers
v000000000298fb30_0 .net "rw", 0 0, v000000000291afd0_0;  1 drivers
v0000000002990210_0 .net "shftLeft28Out", 27 0, v000000000298bd90_0;  1 drivers
v0000000002990ad0_0 .net "shftLeftOut", 31 0, v000000000298d2d0_0;  1 drivers
v00000000029902b0_0 .net "signExtOut", 31 0, v000000000298ca10_0;  1 drivers
v0000000002990f30_0 .net "unSign", 0 0, v000000000298a210_0;  1 drivers
v0000000002990170_0 .net "zFlag", 0 0, v000000000298bed0_0;  1 drivers
L_00000000029a2f90 .part v0000000002988a50_0, 26, 6;
L_00000000029a21d0 .part v0000000002988a50_0, 0, 6;
L_00000000029a24f0 .part v0000000002988a50_0, 16, 5;
L_00000000029a26d0 .part v0000000002988a50_0, 11, 5;
L_00000000029a6fc0 .part L_00000000029a5620, 28, 4;
L_00000000029a5ee0 .concat [ 28 4 0 0], v000000000298bd90_0, L_00000000029a6fc0;
L_00000000029a6de0 .part v0000000002988a50_0, 21, 5;
L_00000000029a60c0 .part v0000000002988a50_0, 16, 5;
L_00000000029a5f80 .part v0000000002988a50_0, 0, 16;
L_00000000029a6d40 .part v0000000002988a50_0, 0, 26;
S_000000000279b1e0 .scope module, "ALU_Mux" "mux4inputs" 3 93, 4 47 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v000000000291aa30_0 .net "one", 31 0, v000000000298ca10_0;  alias, 1 drivers
v000000000291af30_0 .var "result", 31 0;
v000000000291b4d0_0 .net "s", 1 0, v000000000291ab70_0;  alias, 1 drivers
L_00000000029a75e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000291aad0_0 .net "three", 31 0, L_00000000029a75e8;  1 drivers
v000000000291ad50_0 .net "two", 31 0, v0000000002988af0_0;  alias, 1 drivers
v000000000291bbb0_0 .net "zero", 31 0, v0000000002988eb0_0;  alias, 1 drivers
E_00000000028edd70/0 .event edge, v000000000291b4d0_0, v000000000291bbb0_0, v000000000291aa30_0, v000000000291ad50_0;
E_00000000028edd70/1 .event edge, v000000000291aad0_0;
E_00000000028edd70 .event/or E_00000000028edd70/0, E_00000000028edd70/1;
S_000000000279b360 .scope module, "Branch_Mux" "mux32" 3 95, 4 33 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000291b750_0 .net "one", 31 0, v000000000298c830_0;  alias, 1 drivers
v000000000291b7f0_0 .var "result", 31 0;
v000000000291c3d0_0 .net "s", 0 0, v000000000298b6b0_0;  alias, 1 drivers
v000000000291b890_0 .net "zero", 31 0, L_00000000029a5620;  alias, 1 drivers
E_00000000028ee6b0 .event edge, v000000000291c3d0_0, v000000000291b890_0, v000000000291b750_0;
S_000000000278cc90 .scope module, "Control_Unit" "control" 3 84, 5 1 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v000000000291bc50_0 .net "MOC", 0 0, v0000000002989db0_0;  alias, 1 drivers
v000000000291afd0_0 .var "RW", 0 0;
v000000000291b930_0 .var "aluCode", 5 0;
v000000000291ab70_0 .var "aluSrc", 1 0;
v000000000291b9d0_0 .var "branch", 0 0;
v000000000291ba70_0 .var "byte", 0 0;
v000000000291b070_0 .net "clk", 0 0, v0000000002990350_0;  alias, 1 drivers
v000000000291b250_0 .var "immediate", 0 0;
v000000000291b2f0_0 .var "irLoad", 0 0;
v000000000291c330_0 .var "jump", 0 0;
v000000000291b390_0 .var "marLoad", 0 0;
v000000000291bb10_0 .var "mdrLoad", 0 0;
v000000000291c1f0_0 .var "mdrSource", 0 0;
v000000000291c650_0 .var "memEnable", 0 0;
v000000000291c470_0 .var "npcLoad", 0 0;
v000000000291bcf0_0 .net "opCode", 5 0, L_00000000029a2f90;  1 drivers
v000000000291ac10_0 .var "pcLoad", 0 0;
v000000000291bd90_0 .var "pcSelect", 0 0;
v000000000291c510_0 .var "regWrite", 0 0;
v0000000002989b30_0 .net "reset", 0 0, v0000000002990710_0;  alias, 1 drivers
v0000000002988910_0 .var "rfSource", 0 0;
v000000000298a030_0 .var "state", 4 0;
v000000000298a210_0 .var "unSign", 0 0;
E_00000000028ee330 .event posedge, v000000000291b070_0;
S_00000000027d0620 .scope module, "IR" "register" 3 78, 6 48 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002988870_0 .net "clk", 0 0, v0000000002990350_0;  alias, 1 drivers
v0000000002989630_0 .net "in", 31 0, v0000000002988cd0_0;  alias, 1 drivers
v0000000002989c70_0 .net "load", 0 0, v000000000291b2f0_0;  alias, 1 drivers
v0000000002988a50_0 .var "result", 31 0;
E_00000000028f06f0 .event posedge, v000000000291b2f0_0;
S_00000000027d07a0 .scope module, "Jump_Mux" "mux32" 3 96, 4 33 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029889b0_0 .net "one", 31 0, L_00000000029a5ee0;  1 drivers
v0000000002988f50_0 .var "result", 31 0;
v0000000002989f90_0 .net "s", 0 0, v000000000291c330_0;  alias, 1 drivers
v0000000002989770_0 .net "zero", 31 0, v000000000291b7f0_0;  alias, 1 drivers
E_00000000028f09b0 .event edge, v000000000291c330_0, v000000000291b7f0_0, v00000000029889b0_0;
S_000000000281f540 .scope module, "MAR" "register" 3 75, 6 48 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002989270_0 .net "clk", 0 0, v0000000002990350_0;  alias, 1 drivers
v0000000002989bd0_0 .net "in", 31 0, v000000000298bcf0_0;  alias, 1 drivers
v0000000002988b90_0 .net "load", 0 0, v000000000291b390_0;  alias, 1 drivers
v0000000002989450_0 .var "result", 31 0;
E_00000000028f4430 .event posedge, v000000000291b390_0;
S_000000000281f6c0 .scope module, "MDR" "register" 3 76, 6 48 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000298a0d0_0 .net "clk", 0 0, v0000000002990350_0;  alias, 1 drivers
v0000000002989d10_0 .net "in", 31 0, v000000000298cfb0_0;  alias, 1 drivers
v0000000002989ef0_0 .net "load", 0 0, v000000000291bb10_0;  alias, 1 drivers
v0000000002988af0_0 .var "result", 31 0;
E_00000000028f4130 .event posedge, v000000000291bb10_0;
S_000000000281d020 .scope module, "Memory" "MemoryTest1" 3 106, 7 1 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002989db0_0 .var "MOC", 0 0;
v0000000002988690 .array "Mem", 511 0, 7 0;
v0000000002989e50_0 .net "address", 31 0, v0000000002989450_0;  alias, 1 drivers
v00000000029894f0_0 .net "byte", 0 0, v000000000291ba70_0;  alias, 1 drivers
v0000000002988c30_0 .net "dataIn", 31 0, v0000000002988af0_0;  alias, 1 drivers
v0000000002988ff0_0 .net "memEnable", 0 0, v000000000291c650_0;  alias, 1 drivers
v0000000002988cd0_0 .var "output_destination", 31 0;
v0000000002989090_0 .net "rw", 0 0, v000000000291afd0_0;  alias, 1 drivers
E_00000000028f4b70 .event posedge, v000000000291c650_0;
S_000000000281d1a0 .scope module, "NPC" "register" 3 77, 6 48 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002988730_0 .net "clk", 0 0, v0000000002990350_0;  alias, 1 drivers
v0000000002988d70_0 .net "in", 31 0, v0000000002988f50_0;  alias, 1 drivers
v000000000298a170_0 .net "load", 0 0, v000000000291c470_0;  alias, 1 drivers
v00000000029887d0_0 .var "result", 31 0;
E_00000000028f4ab0 .event posedge, v000000000291c470_0;
S_0000000002810bd0 .scope module, "Program_Counter" "ProgramCounter" 3 81, 5 329 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v00000000029885f0_0 .net "Clk", 0 0, v0000000002990350_0;  alias, 1 drivers
v000000000298a2b0_0 .net "Load", 0 0, v000000000291ac10_0;  alias, 1 drivers
v0000000002989130_0 .net "PCNext", 31 0, v00000000029887d0_0;  alias, 1 drivers
v0000000002988e10_0 .var "PCResult", 31 0;
v000000000298a350_0 .net "Reset", 0 0, v0000000002990710_0;  alias, 1 drivers
E_00000000028f47b0 .event posedge, v000000000291ac10_0;
S_000000000298ace0 .scope module, "Register_File" "RegisterFile" 3 100, 8 1 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000298a3f0_0 .net "A_Address", 4 0, L_00000000029a6de0;  1 drivers
v00000000029896d0_0 .var "A_Data", 31 0;
v0000000002988550_0 .net "B_Address", 4 0, L_00000000029a60c0;  1 drivers
v0000000002988eb0_0 .var "B_Data", 31 0;
v00000000029891d0_0 .net "C_Address", 4 0, v00000000029893b0_0;  alias, 1 drivers
v0000000002989810_0 .net "C_Data", 31 0, v000000000298cfb0_0;  alias, 1 drivers
v00000000029899f0_0 .net "Clk", 0 0, v0000000002990350_0;  alias, 1 drivers
v00000000029898b0 .array "Registers", 31 0, 31 0;
v0000000002989950_0 .net "Write", 0 0, v000000000291c510_0;  alias, 1 drivers
v00000000029898b0_0 .array/port v00000000029898b0, 0;
v00000000029898b0_1 .array/port v00000000029898b0, 1;
v00000000029898b0_2 .array/port v00000000029898b0, 2;
E_00000000028f42b0/0 .event edge, v000000000298a3f0_0, v00000000029898b0_0, v00000000029898b0_1, v00000000029898b0_2;
v00000000029898b0_3 .array/port v00000000029898b0, 3;
v00000000029898b0_4 .array/port v00000000029898b0, 4;
v00000000029898b0_5 .array/port v00000000029898b0, 5;
v00000000029898b0_6 .array/port v00000000029898b0, 6;
E_00000000028f42b0/1 .event edge, v00000000029898b0_3, v00000000029898b0_4, v00000000029898b0_5, v00000000029898b0_6;
v00000000029898b0_7 .array/port v00000000029898b0, 7;
v00000000029898b0_8 .array/port v00000000029898b0, 8;
v00000000029898b0_9 .array/port v00000000029898b0, 9;
v00000000029898b0_10 .array/port v00000000029898b0, 10;
E_00000000028f42b0/2 .event edge, v00000000029898b0_7, v00000000029898b0_8, v00000000029898b0_9, v00000000029898b0_10;
v00000000029898b0_11 .array/port v00000000029898b0, 11;
v00000000029898b0_12 .array/port v00000000029898b0, 12;
v00000000029898b0_13 .array/port v00000000029898b0, 13;
v00000000029898b0_14 .array/port v00000000029898b0, 14;
E_00000000028f42b0/3 .event edge, v00000000029898b0_11, v00000000029898b0_12, v00000000029898b0_13, v00000000029898b0_14;
v00000000029898b0_15 .array/port v00000000029898b0, 15;
v00000000029898b0_16 .array/port v00000000029898b0, 16;
v00000000029898b0_17 .array/port v00000000029898b0, 17;
v00000000029898b0_18 .array/port v00000000029898b0, 18;
E_00000000028f42b0/4 .event edge, v00000000029898b0_15, v00000000029898b0_16, v00000000029898b0_17, v00000000029898b0_18;
v00000000029898b0_19 .array/port v00000000029898b0, 19;
v00000000029898b0_20 .array/port v00000000029898b0, 20;
v00000000029898b0_21 .array/port v00000000029898b0, 21;
v00000000029898b0_22 .array/port v00000000029898b0, 22;
E_00000000028f42b0/5 .event edge, v00000000029898b0_19, v00000000029898b0_20, v00000000029898b0_21, v00000000029898b0_22;
v00000000029898b0_23 .array/port v00000000029898b0, 23;
v00000000029898b0_24 .array/port v00000000029898b0, 24;
v00000000029898b0_25 .array/port v00000000029898b0, 25;
v00000000029898b0_26 .array/port v00000000029898b0, 26;
E_00000000028f42b0/6 .event edge, v00000000029898b0_23, v00000000029898b0_24, v00000000029898b0_25, v00000000029898b0_26;
v00000000029898b0_27 .array/port v00000000029898b0, 27;
v00000000029898b0_28 .array/port v00000000029898b0, 28;
v00000000029898b0_29 .array/port v00000000029898b0, 29;
v00000000029898b0_30 .array/port v00000000029898b0, 30;
E_00000000028f42b0/7 .event edge, v00000000029898b0_27, v00000000029898b0_28, v00000000029898b0_29, v00000000029898b0_30;
v00000000029898b0_31 .array/port v00000000029898b0, 31;
E_00000000028f42b0/8 .event edge, v00000000029898b0_31, v0000000002988550_0;
E_00000000028f42b0 .event/or E_00000000028f42b0/0, E_00000000028f42b0/1, E_00000000028f42b0/2, E_00000000028f42b0/3, E_00000000028f42b0/4, E_00000000028f42b0/5, E_00000000028f42b0/6, E_00000000028f42b0/7, E_00000000028f42b0/8;
E_00000000028f3fb0 .event posedge, v000000000291c510_0;
S_000000000298ae60 .scope module, "Register_Mux" "mux4" 3 91, 4 13 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002989310_0 .net "one", 4 0, L_00000000029a26d0;  1 drivers
v00000000029893b0_0 .var "result", 4 0;
v0000000002989590_0 .net "s", 0 0, v0000000002988910_0;  alias, 1 drivers
v0000000002989a90_0 .net "zero", 4 0, L_00000000029a24f0;  1 drivers
E_00000000028f4bb0 .event edge, v0000000002988910_0, v0000000002989a90_0, v0000000002989310_0;
S_000000000298a560 .scope module, "addFour" "addplus4" 3 113, 6 3 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029a7630 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000298d190_0 .net/2u *"_s0", 31 0, L_00000000029a7630;  1 drivers
v000000000298bbb0_0 .net "pc", 31 0, v0000000002988e10_0;  alias, 1 drivers
v000000000298bc50_0 .net "result", 31 0, L_00000000029a5620;  alias, 1 drivers
L_00000000029a5620 .arith/sum 32, v0000000002988e10_0, L_00000000029a7630;
S_000000000298a9e0 .scope module, "adder" "adder" 3 114, 6 7 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000298c970_0 .net "entry0", 31 0, v000000000298d2d0_0;  alias, 1 drivers
v000000000298cf10_0 .net "entry1", 31 0, v0000000002988e10_0;  alias, 1 drivers
v000000000298c830_0 .var "result", 31 0;
E_00000000028f43f0 .event edge, v000000000298c970_0, v0000000002988e10_0;
S_000000000298ab60 .scope module, "alu" "ALU" 3 103, 9 1 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v000000000298cd30_0 .var "Result", 31 0;
v000000000298c010_0 .net "a", 31 0, v00000000029896d0_0;  alias, 1 drivers
v000000000298b890_0 .net "b", 31 0, v000000000291af30_0;  alias, 1 drivers
v000000000298c790_0 .var "carryFlag", 0 0;
v000000000298bed0_0 .var "condition", 0 0;
v000000000298b930_0 .var/i "counter", 31 0;
v000000000298b9d0_0 .var/i "index", 31 0;
v000000000298c650_0 .var "negativeFlag", 0 0;
v000000000298bb10_0 .net "operation", 5 0, v000000000298c8d0_0;  alias, 1 drivers
v000000000298ce70_0 .var "overFlowFlag", 0 0;
v000000000298d050_0 .var "tempVar", 31 0;
v000000000298c6f0_0 .var/i "var", 31 0;
v000000000298c5b0_0 .var "zeroFlag", 0 0;
E_00000000028f41f0 .event edge, v000000000298bb10_0, v000000000291af30_0, v00000000029896d0_0;
S_000000000298a860 .scope module, "funcMux" "mux6" 3 90, 4 23 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v000000000298d230_0 .net "one", 5 0, v000000000291b930_0;  alias, 1 drivers
v000000000298c8d0_0 .var "result", 5 0;
v000000000298c150_0 .net "s", 0 0, v000000000291b250_0;  alias, 1 drivers
v000000000298d0f0_0 .net "zero", 5 0, L_00000000029a21d0;  1 drivers
E_00000000028f41b0 .event edge, v000000000291b250_0, v000000000298d0f0_0, v000000000291b930_0;
S_000000000298a6e0 .scope module, "mdrMux" "mux32" 3 94, 4 33 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000298c1f0_0 .net "one", 31 0, v000000000298cd30_0;  alias, 1 drivers
v000000000298cfb0_0 .var "result", 31 0;
v000000000298d370_0 .net "s", 0 0, v000000000291c1f0_0;  alias, 1 drivers
v000000000298c290_0 .net "zero", 31 0, v0000000002988cd0_0;  alias, 1 drivers
E_00000000028f4b30 .event edge, v000000000291c1f0_0, v0000000002989630_0, v000000000298cd30_0;
S_000000000298afe0 .scope module, "pcMux" "mux32" 3 89, 4 33 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000298bf70_0 .net "one", 31 0, v0000000002988e10_0;  alias, 1 drivers
v000000000298bcf0_0 .var "result", 31 0;
v000000000298b750_0 .net "s", 0 0, v000000000291bd90_0;  alias, 1 drivers
v000000000298b570_0 .net "zero", 31 0, v000000000298cd30_0;  alias, 1 drivers
E_00000000028f3cb0 .event edge, v000000000291bd90_0, v000000000298cd30_0, v0000000002988e10_0;
S_000000000298b160 .scope module, "shftJump" "shftLeft28" 3 111, 6 19 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000298c470_0 .net "in", 25 0, L_00000000029a6d40;  1 drivers
v000000000298bd90_0 .var "result", 27 0;
E_00000000028f4470 .event edge, v000000000298c470_0;
S_000000000298b2e0 .scope module, "shftLeft" "shftLeft" 3 112, 6 41 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000298c0b0_0 .net "in", 31 0, v000000000298ca10_0;  alias, 1 drivers
v000000000298d2d0_0 .var "result", 31 0;
E_00000000028f4170 .event edge, v000000000291aa30_0;
S_000000000298d700 .scope module, "signExt" "signExtender" 3 110, 6 26 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000298d410_0 .net "ins", 15 0, L_00000000029a5f80;  1 drivers
v000000000298ca10_0 .var "result", 31 0;
v000000000298c330_0 .var "tempOnes", 15 0;
v000000000298c510_0 .var "tempZero", 15 0;
v000000000298cab0_0 .net "unSign", 0 0, v000000000298a210_0;  alias, 1 drivers
E_00000000028f3e30 .event edge, v000000000298d410_0;
S_000000000298d580 .scope module, "simpleAND" "AND" 3 115, 6 13 0, S_00000000027ab9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v000000000298b610_0 .net "branch", 0 0, v000000000291b9d0_0;  alias, 1 drivers
v000000000298ba70_0 .net "condition", 0 0, v000000000298bed0_0;  alias, 1 drivers
v000000000298b6b0_0 .var "result", 0 0;
E_00000000028f4530 .event edge, v000000000291b9d0_0, v000000000298bed0_0;
S_00000000027f3b40 .scope module, "MemoryTest2" "MemoryTest2" 7 61;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002990b70_0 .var "MOC", 0 0;
v0000000002990e90 .array "Mem", 511 0, 7 0;
o000000000293ac98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002990fd0_0 .net "address", 31 0, o000000000293ac98;  0 drivers
o000000000293acc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002990c10_0 .net "byte", 0 0, o000000000293acc8;  0 drivers
o000000000293acf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002991110_0 .net "dataIn", 31 0, o000000000293acf8;  0 drivers
o000000000293ad28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029912f0_0 .net "memEnable", 0 0, o000000000293ad28;  0 drivers
v0000000002991430_0 .var "output_destination", 31 0;
o000000000293ad88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029929a0_0 .net "rw", 0 0, o000000000293ad88;  0 drivers
E_00000000028f4030 .event posedge, v00000000029912f0_0;
S_00000000027f3cc0 .scope module, "MemoryTest3" "MemoryTest3" 7 121;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002991960_0 .var "MOC", 0 0;
v0000000002993300 .array "Mem", 511 0, 7 0;
o000000000293af38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002991fa0_0 .net "address", 31 0, o000000000293af38;  0 drivers
o000000000293af68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002991b40_0 .net "byte", 0 0, o000000000293af68;  0 drivers
o000000000293af98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002991be0_0 .net "dataIn", 31 0, o000000000293af98;  0 drivers
o000000000293afc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002991c80_0 .net "memEnable", 0 0, o000000000293afc8;  0 drivers
v0000000002992a40_0 .var "output_destination", 31 0;
o000000000293b028 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002991640_0 .net "rw", 0 0, o000000000293b028;  0 drivers
E_00000000028ee4f0 .event posedge, v0000000002991c80_0;
S_00000000027f3330 .scope module, "mipsCPUData2" "mipsCPUData2" 3 126;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002998d90_0 .net "MOC", 0 0, v0000000002994190_0;  1 drivers
v0000000002998b10_0 .net *"_s11", 3 0, L_00000000029a7100;  1 drivers
v00000000029982f0_0 .net "aluB", 31 0, v0000000002993080_0;  1 drivers
v0000000002998ed0_0 .net "aluCode", 5 0, v0000000002992540_0;  1 drivers
v0000000002997fd0_0 .net "aluOut", 31 0, v0000000002993a10_0;  1 drivers
v0000000002997a30_0 .net "aluSource", 1 0, v0000000002992e00_0;  1 drivers
v0000000002997ad0_0 .net "andOut", 0 0, v00000000029993d0_0;  1 drivers
v0000000002998390_0 .net "branch", 0 0, v00000000029918c0_0;  1 drivers
v0000000002997670_0 .net "branchAddOut", 31 0, v0000000002993830_0;  1 drivers
v0000000002998430_0 .net "branchSelect", 31 0, v00000000029933a0_0;  1 drivers
v00000000029986b0_0 .net "byte", 0 0, v0000000002991820_0;  1 drivers
o000000000293b658 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002998750_0 .net "clk", 0 0, o000000000293b658;  0 drivers
v00000000029987f0_0 .net "func", 5 0, v00000000029975d0_0;  1 drivers
v00000000029989d0_0 .net "immediate", 0 0, v0000000002992860_0;  1 drivers
v0000000002998c50_0 .net "instruction", 31 0, v0000000002992ea0_0;  1 drivers
v0000000002998cf0_0 .net "irLoad", 0 0, v0000000002991d20_0;  1 drivers
v0000000002998f70_0 .net "jump", 0 0, v0000000002992900_0;  1 drivers
v0000000002999010_0 .net "jumpMuxOut", 31 0, v0000000002992360_0;  1 drivers
v00000000029990b0_0 .net "marInput", 31 0, v0000000002997710_0;  1 drivers
v000000000299ca00_0 .net "marLoad", 0 0, v0000000002992b80_0;  1 drivers
v000000000299c1e0_0 .net "mdrData", 31 0, v0000000002994410_0;  1 drivers
v000000000299b740_0 .net "mdrIn", 31 0, v0000000002997df0_0;  1 drivers
v000000000299c6e0_0 .net "mdrLoad", 0 0, v00000000029916e0_0;  1 drivers
v000000000299d900_0 .net "mdrSource", 0 0, v0000000002991aa0_0;  1 drivers
v000000000299dc20_0 .net "memAdress", 31 0, v00000000029938d0_0;  1 drivers
v000000000299ba60_0 .net "memData", 31 0, v0000000002993c90_0;  1 drivers
v000000000299c780_0 .net "memEnable", 0 0, v0000000002993120_0;  1 drivers
v000000000299cbe0_0 .net "next", 31 0, v00000000029940f0_0;  1 drivers
v000000000299c000_0 .net "npcLoad", 0 0, v0000000002991a00_0;  1 drivers
v000000000299be20_0 .net "pcAdd4", 31 0, L_00000000029a6700;  1 drivers
v000000000299c960_0 .net "pcLoad", 0 0, v00000000029924a0_0;  1 drivers
v000000000299d2c0_0 .net "pcOut", 31 0, v0000000002994230_0;  1 drivers
v000000000299c0a0_0 .net "pcSelect", 0 0, v00000000029925e0_0;  1 drivers
v000000000299c820_0 .net "regMuxOut", 4 0, v0000000002994b90_0;  1 drivers
v000000000299c140_0 .net "regOutA", 31 0, v0000000002993fb0_0;  1 drivers
v000000000299d9a0_0 .net "regOutB", 31 0, v0000000002993dd0_0;  1 drivers
v000000000299d5e0_0 .net "regWrite", 0 0, v0000000002992680_0;  1 drivers
o000000000293b8c8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000299b880_0 .net "reset", 0 0, o000000000293b8c8;  0 drivers
v000000000299bb00_0 .net "rfSource", 0 0, v0000000002992720_0;  1 drivers
v000000000299bba0_0 .net "rw", 0 0, v0000000002992ae0_0;  1 drivers
v000000000299c280_0 .net "shftLeft28Out", 27 0, v00000000029978f0_0;  1 drivers
v000000000299d680_0 .net "shftLeftOut", 31 0, v0000000002998610_0;  1 drivers
v000000000299d720_0 .net "signExtOut", 31 0, v0000000002997990_0;  1 drivers
v000000000299d7c0_0 .net "unSign", 0 0, v0000000002991e60_0;  1 drivers
v000000000299cb40_0 .net "zFlag", 0 0, v00000000029935b0_0;  1 drivers
L_00000000029a5e40 .part v0000000002992ea0_0, 26, 6;
L_00000000029a7380 .part v0000000002992ea0_0, 0, 6;
L_00000000029a5760 .part v0000000002992ea0_0, 16, 5;
L_00000000029a6340 .part v0000000002992ea0_0, 11, 5;
L_00000000029a7100 .part L_00000000029a6700, 28, 4;
L_00000000029a5bc0 .concat [ 28 4 0 0], v00000000029978f0_0, L_00000000029a7100;
L_00000000029a62a0 .part v0000000002992ea0_0, 21, 5;
L_00000000029a7240 .part v0000000002992ea0_0, 16, 5;
L_00000000029a6ca0 .part v0000000002992ea0_0, 0, 16;
L_00000000029a63e0 .part v0000000002992ea0_0, 0, 26;
S_000000000298de80 .scope module, "ALU_Mux" "mux4inputs" 3 218, 4 47 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v0000000002993260_0 .net "one", 31 0, v0000000002997990_0;  alias, 1 drivers
v0000000002993080_0 .var "result", 31 0;
v0000000002991780_0 .net "s", 1 0, v0000000002992e00_0;  alias, 1 drivers
L_00000000029a7678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002993440_0 .net "three", 31 0, L_00000000029a7678;  1 drivers
v00000000029920e0_0 .net "two", 31 0, v0000000002994410_0;  alias, 1 drivers
v0000000002991f00_0 .net "zero", 31 0, v0000000002993dd0_0;  alias, 1 drivers
E_00000000028f4c30/0 .event edge, v0000000002991780_0, v0000000002991f00_0, v0000000002993260_0, v00000000029920e0_0;
E_00000000028f4c30/1 .event edge, v0000000002993440_0;
E_00000000028f4c30 .event/or E_00000000028f4c30/0, E_00000000028f4c30/1;
S_000000000298f380 .scope module, "Branch_Mux" "mux32" 3 220, 4 33 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029922c0_0 .net "one", 31 0, v0000000002993830_0;  alias, 1 drivers
v00000000029933a0_0 .var "result", 31 0;
v00000000029915a0_0 .net "s", 0 0, v00000000029993d0_0;  alias, 1 drivers
v00000000029927c0_0 .net "zero", 31 0, L_00000000029a6700;  alias, 1 drivers
E_00000000028eeb70 .event edge, v00000000029915a0_0, v00000000029927c0_0, v00000000029922c0_0;
S_000000000298e780 .scope module, "Control_Unit" "control" 3 209, 5 1 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v0000000002992040_0 .net "MOC", 0 0, v0000000002994190_0;  alias, 1 drivers
v0000000002992ae0_0 .var "RW", 0 0;
v0000000002992540_0 .var "aluCode", 5 0;
v0000000002992e00_0 .var "aluSrc", 1 0;
v00000000029918c0_0 .var "branch", 0 0;
v0000000002991820_0 .var "byte", 0 0;
v0000000002992400_0 .net "clk", 0 0, o000000000293b658;  alias, 0 drivers
v0000000002992860_0 .var "immediate", 0 0;
v0000000002991d20_0 .var "irLoad", 0 0;
v0000000002992900_0 .var "jump", 0 0;
v0000000002992b80_0 .var "marLoad", 0 0;
v00000000029916e0_0 .var "mdrLoad", 0 0;
v0000000002991aa0_0 .var "mdrSource", 0 0;
v0000000002993120_0 .var "memEnable", 0 0;
v0000000002991a00_0 .var "npcLoad", 0 0;
v0000000002991dc0_0 .net "opCode", 5 0, L_00000000029a5e40;  1 drivers
v00000000029924a0_0 .var "pcLoad", 0 0;
v00000000029925e0_0 .var "pcSelect", 0 0;
v0000000002992680_0 .var "regWrite", 0 0;
v0000000002992c20_0 .net "reset", 0 0, o000000000293b8c8;  alias, 0 drivers
v0000000002992720_0 .var "rfSource", 0 0;
v0000000002992cc0_0 .var "state", 4 0;
v0000000002991e60_0 .var "unSign", 0 0;
E_00000000028f49f0 .event posedge, v0000000002992400_0;
S_000000000298e000 .scope module, "IR" "register" 3 203, 6 48 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002992220_0 .net "clk", 0 0, o000000000293b658;  alias, 0 drivers
v0000000002992d60_0 .net "in", 31 0, v0000000002993c90_0;  alias, 1 drivers
v0000000002992180_0 .net "load", 0 0, v0000000002991d20_0;  alias, 1 drivers
v0000000002992ea0_0 .var "result", 31 0;
E_00000000028f3c70 .event posedge, v0000000002991d20_0;
S_000000000298e180 .scope module, "Jump_Mux" "mux32" 3 221, 4 33 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002992f40_0 .net "one", 31 0, L_00000000029a5bc0;  1 drivers
v0000000002992360_0 .var "result", 31 0;
v0000000002992fe0_0 .net "s", 0 0, v0000000002992900_0;  alias, 1 drivers
v00000000029931c0_0 .net "zero", 31 0, v00000000029933a0_0;  alias, 1 drivers
E_00000000028f4870 .event edge, v0000000002992900_0, v00000000029933a0_0, v0000000002992f40_0;
S_000000000298e300 .scope module, "MAR" "register" 3 200, 6 48 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002993bf0_0 .net "clk", 0 0, o000000000293b658;  alias, 0 drivers
v00000000029942d0_0 .net "in", 31 0, v0000000002997710_0;  alias, 1 drivers
v0000000002995310_0 .net "load", 0 0, v0000000002992b80_0;  alias, 1 drivers
v00000000029938d0_0 .var "result", 31 0;
E_00000000028f3cf0 .event posedge, v0000000002992b80_0;
S_000000000298d880 .scope module, "MDR" "register" 3 201, 6 48 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002994f50_0 .net "clk", 0 0, o000000000293b658;  alias, 0 drivers
v0000000002993d30_0 .net "in", 31 0, v0000000002997df0_0;  alias, 1 drivers
v00000000029949b0_0 .net "load", 0 0, v00000000029916e0_0;  alias, 1 drivers
v0000000002994410_0 .var "result", 31 0;
E_00000000028f44b0 .event posedge, v00000000029916e0_0;
S_000000000298da00 .scope module, "Memory" "MemoryTest1" 3 231, 7 1 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002994190_0 .var "MOC", 0 0;
v0000000002994550 .array "Mem", 511 0, 7 0;
v0000000002994a50_0 .net "address", 31 0, v00000000029938d0_0;  alias, 1 drivers
v0000000002993650_0 .net "byte", 0 0, v0000000002991820_0;  alias, 1 drivers
v0000000002994cd0_0 .net "dataIn", 31 0, v0000000002994410_0;  alias, 1 drivers
v00000000029953b0_0 .net "memEnable", 0 0, v0000000002993120_0;  alias, 1 drivers
v0000000002993c90_0 .var "output_destination", 31 0;
v0000000002994870_0 .net "rw", 0 0, v0000000002992ae0_0;  alias, 1 drivers
E_00000000028f4370 .event posedge, v0000000002993120_0;
S_000000000298e600 .scope module, "NPC" "register" 3 202, 6 48 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029947d0_0 .net "clk", 0 0, o000000000293b658;  alias, 0 drivers
v0000000002993790_0 .net "in", 31 0, v0000000002992360_0;  alias, 1 drivers
v0000000002994910_0 .net "load", 0 0, v0000000002991a00_0;  alias, 1 drivers
v00000000029940f0_0 .var "result", 31 0;
E_00000000028f3d30 .event posedge, v0000000002991a00_0;
S_000000000298e480 .scope module, "Program_Counter" "ProgramCounter" 3 206, 5 329 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v00000000029936f0_0 .net "Clk", 0 0, o000000000293b658;  alias, 0 drivers
v0000000002994d70_0 .net "Load", 0 0, v00000000029924a0_0;  alias, 1 drivers
v0000000002994af0_0 .net "PCNext", 31 0, v00000000029940f0_0;  alias, 1 drivers
v0000000002994230_0 .var "PCResult", 31 0;
v00000000029945f0_0 .net "Reset", 0 0, o000000000293b8c8;  alias, 0 drivers
E_00000000028f3eb0 .event posedge, v00000000029924a0_0;
S_000000000298db80 .scope module, "Register_File" "RegisterFile" 3 225, 8 1 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002994eb0_0 .net "A_Address", 4 0, L_00000000029a62a0;  1 drivers
v0000000002993fb0_0 .var "A_Data", 31 0;
v0000000002994690_0 .net "B_Address", 4 0, L_00000000029a7240;  1 drivers
v0000000002993dd0_0 .var "B_Data", 31 0;
v00000000029944b0_0 .net "C_Address", 4 0, v0000000002994b90_0;  alias, 1 drivers
v0000000002994e10_0 .net "C_Data", 31 0, v0000000002997df0_0;  alias, 1 drivers
v0000000002994ff0_0 .net "Clk", 0 0, o000000000293b658;  alias, 0 drivers
v0000000002993b50 .array "Registers", 31 0, 31 0;
v0000000002995450_0 .net "Write", 0 0, v0000000002992680_0;  alias, 1 drivers
v0000000002993b50_0 .array/port v0000000002993b50, 0;
v0000000002993b50_1 .array/port v0000000002993b50, 1;
v0000000002993b50_2 .array/port v0000000002993b50, 2;
E_00000000028f45f0/0 .event edge, v0000000002994eb0_0, v0000000002993b50_0, v0000000002993b50_1, v0000000002993b50_2;
v0000000002993b50_3 .array/port v0000000002993b50, 3;
v0000000002993b50_4 .array/port v0000000002993b50, 4;
v0000000002993b50_5 .array/port v0000000002993b50, 5;
v0000000002993b50_6 .array/port v0000000002993b50, 6;
E_00000000028f45f0/1 .event edge, v0000000002993b50_3, v0000000002993b50_4, v0000000002993b50_5, v0000000002993b50_6;
v0000000002993b50_7 .array/port v0000000002993b50, 7;
v0000000002993b50_8 .array/port v0000000002993b50, 8;
v0000000002993b50_9 .array/port v0000000002993b50, 9;
v0000000002993b50_10 .array/port v0000000002993b50, 10;
E_00000000028f45f0/2 .event edge, v0000000002993b50_7, v0000000002993b50_8, v0000000002993b50_9, v0000000002993b50_10;
v0000000002993b50_11 .array/port v0000000002993b50, 11;
v0000000002993b50_12 .array/port v0000000002993b50, 12;
v0000000002993b50_13 .array/port v0000000002993b50, 13;
v0000000002993b50_14 .array/port v0000000002993b50, 14;
E_00000000028f45f0/3 .event edge, v0000000002993b50_11, v0000000002993b50_12, v0000000002993b50_13, v0000000002993b50_14;
v0000000002993b50_15 .array/port v0000000002993b50, 15;
v0000000002993b50_16 .array/port v0000000002993b50, 16;
v0000000002993b50_17 .array/port v0000000002993b50, 17;
v0000000002993b50_18 .array/port v0000000002993b50, 18;
E_00000000028f45f0/4 .event edge, v0000000002993b50_15, v0000000002993b50_16, v0000000002993b50_17, v0000000002993b50_18;
v0000000002993b50_19 .array/port v0000000002993b50, 19;
v0000000002993b50_20 .array/port v0000000002993b50, 20;
v0000000002993b50_21 .array/port v0000000002993b50, 21;
v0000000002993b50_22 .array/port v0000000002993b50, 22;
E_00000000028f45f0/5 .event edge, v0000000002993b50_19, v0000000002993b50_20, v0000000002993b50_21, v0000000002993b50_22;
v0000000002993b50_23 .array/port v0000000002993b50, 23;
v0000000002993b50_24 .array/port v0000000002993b50, 24;
v0000000002993b50_25 .array/port v0000000002993b50, 25;
v0000000002993b50_26 .array/port v0000000002993b50, 26;
E_00000000028f45f0/6 .event edge, v0000000002993b50_23, v0000000002993b50_24, v0000000002993b50_25, v0000000002993b50_26;
v0000000002993b50_27 .array/port v0000000002993b50, 27;
v0000000002993b50_28 .array/port v0000000002993b50, 28;
v0000000002993b50_29 .array/port v0000000002993b50, 29;
v0000000002993b50_30 .array/port v0000000002993b50, 30;
E_00000000028f45f0/7 .event edge, v0000000002993b50_27, v0000000002993b50_28, v0000000002993b50_29, v0000000002993b50_30;
v0000000002993b50_31 .array/port v0000000002993b50, 31;
E_00000000028f45f0/8 .event edge, v0000000002993b50_31, v0000000002994690_0;
E_00000000028f45f0 .event/or E_00000000028f45f0/0, E_00000000028f45f0/1, E_00000000028f45f0/2, E_00000000028f45f0/3, E_00000000028f45f0/4, E_00000000028f45f0/5, E_00000000028f45f0/6, E_00000000028f45f0/7, E_00000000028f45f0/8;
E_00000000028f4670 .event posedge, v0000000002992680_0;
S_000000000298e900 .scope module, "Register_Mux" "mux4" 3 216, 4 13 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002994730_0 .net "one", 4 0, L_00000000029a6340;  1 drivers
v0000000002994b90_0 .var "result", 4 0;
v0000000002993970_0 .net "s", 0 0, v0000000002992720_0;  alias, 1 drivers
v0000000002995090_0 .net "zero", 4 0, L_00000000029a5760;  1 drivers
E_00000000028f3ef0 .event edge, v0000000002992720_0, v0000000002995090_0, v0000000002994730_0;
S_000000000298ec00 .scope module, "addFour" "addplus4" 3 238, 6 3 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029a76c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002993e70_0 .net/2u *"_s0", 31 0, L_00000000029a76c0;  1 drivers
v0000000002993f10_0 .net "pc", 31 0, v0000000002994230_0;  alias, 1 drivers
v0000000002995270_0 .net "result", 31 0, L_00000000029a6700;  alias, 1 drivers
L_00000000029a6700 .arith/sum 32, v0000000002994230_0, L_00000000029a76c0;
S_000000000298ef00 .scope module, "adder" "adder" 3 239, 6 7 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002994c30_0 .net "entry0", 31 0, v0000000002998610_0;  alias, 1 drivers
v0000000002995130_0 .net "entry1", 31 0, v0000000002994230_0;  alias, 1 drivers
v0000000002993830_0 .var "result", 31 0;
E_00000000028f3f70 .event edge, v0000000002994c30_0, v0000000002994230_0;
S_000000000298dd00 .scope module, "alu" "ALU" 3 228, 9 1 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v0000000002993a10_0 .var "Result", 31 0;
v0000000002994050_0 .net "a", 31 0, v0000000002993fb0_0;  alias, 1 drivers
v0000000002994370_0 .net "b", 31 0, v0000000002993080_0;  alias, 1 drivers
v00000000029951d0_0 .var "carryFlag", 0 0;
v00000000029935b0_0 .var "condition", 0 0;
v0000000002993ab0_0 .var/i "counter", 31 0;
v0000000002998110_0 .var/i "index", 31 0;
v0000000002997c10_0 .var "negativeFlag", 0 0;
v0000000002998890_0 .net "operation", 5 0, v00000000029975d0_0;  alias, 1 drivers
v0000000002998bb0_0 .var "overFlowFlag", 0 0;
v0000000002997d50_0 .var "tempVar", 31 0;
v00000000029981b0_0 .var/i "var", 31 0;
v0000000002999150_0 .var "zeroFlag", 0 0;
E_00000000028f46f0 .event edge, v0000000002998890_0, v0000000002993080_0, v0000000002993fb0_0;
S_000000000298f200 .scope module, "funcMux" "mux6" 3 215, 4 23 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000029977b0_0 .net "one", 5 0, v0000000002992540_0;  alias, 1 drivers
v00000000029975d0_0 .var "result", 5 0;
v00000000029984d0_0 .net "s", 0 0, v0000000002992860_0;  alias, 1 drivers
v0000000002998e30_0 .net "zero", 5 0, L_00000000029a7380;  1 drivers
E_00000000028f4730 .event edge, v0000000002992860_0, v0000000002998e30_0, v0000000002992540_0;
S_000000000298f080 .scope module, "mdrMux" "mux32" 3 219, 4 33 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002997cb0_0 .net "one", 31 0, v0000000002993a10_0;  alias, 1 drivers
v0000000002997df0_0 .var "result", 31 0;
v0000000002998070_0 .net "s", 0 0, v0000000002991aa0_0;  alias, 1 drivers
v0000000002997e90_0 .net "zero", 31 0, v0000000002993c90_0;  alias, 1 drivers
E_00000000028f4770 .event edge, v0000000002991aa0_0, v0000000002992d60_0, v0000000002993a10_0;
S_000000000298ea80 .scope module, "pcMux" "mux32" 3 214, 4 33 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002998930_0 .net "one", 31 0, v0000000002994230_0;  alias, 1 drivers
v0000000002997710_0 .var "result", 31 0;
v0000000002997b70_0 .net "s", 0 0, v00000000029925e0_0;  alias, 1 drivers
v0000000002997850_0 .net "zero", 31 0, v0000000002993a10_0;  alias, 1 drivers
E_00000000028f4830 .event edge, v00000000029925e0_0, v0000000002993a10_0, v0000000002994230_0;
S_000000000298ed80 .scope module, "shftJump" "shftLeft28" 3 236, 6 19 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002997f30_0 .net "in", 25 0, L_00000000029a63e0;  1 drivers
v00000000029978f0_0 .var "result", 27 0;
E_00000000028f48b0 .event edge, v0000000002997f30_0;
S_000000000299a060 .scope module, "shftLeft" "shftLeft" 3 237, 6 41 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002998a70_0 .net "in", 31 0, v0000000002997990_0;  alias, 1 drivers
v0000000002998610_0 .var "result", 31 0;
E_00000000028f51b0 .event edge, v0000000002993260_0;
S_00000000029998e0 .scope module, "signExt" "signExtender" 3 235, 6 26 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002999470_0 .net "ins", 15 0, L_00000000029a6ca0;  1 drivers
v0000000002997990_0 .var "result", 31 0;
v0000000002998250_0 .var "tempOnes", 15 0;
v0000000002998570_0 .var "tempZero", 15 0;
v00000000029991f0_0 .net "unSign", 0 0, v0000000002991e60_0;  alias, 1 drivers
E_00000000028f4e30 .event edge, v0000000002999470_0;
S_000000000299ade0 .scope module, "simpleAND" "AND" 3 240, 6 13 0, S_00000000027f3330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v0000000002999290_0 .net "branch", 0 0, v00000000029918c0_0;  alias, 1 drivers
v0000000002999330_0 .net "condition", 0 0, v00000000029935b0_0;  alias, 1 drivers
v00000000029993d0_0 .var "result", 0 0;
E_00000000028f4f30 .event edge, v00000000029918c0_0, v00000000029935b0_0;
S_00000000027f34b0 .scope module, "mipsCPUData3" "mipsCPUData3" 3 251;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000299f610_0 .net "MOC", 0 0, v000000000299f2a0_0;  1 drivers
v00000000029a0650_0 .net *"_s11", 3 0, L_00000000029a6660;  1 drivers
v00000000029a0290_0 .net "aluB", 31 0, v000000000299d360_0;  1 drivers
v00000000029a1230_0 .net "aluCode", 5 0, v000000000299c5a0_0;  1 drivers
v000000000299fcf0_0 .net "aluOut", 31 0, v00000000029a12d0_0;  1 drivers
v000000000299ff70_0 .net "aluSource", 1 0, v000000000299d860_0;  1 drivers
v00000000029a1690_0 .net "andOut", 0 0, v00000000029a15f0_0;  1 drivers
v000000000299fd90_0 .net "branch", 0 0, v000000000299cc80_0;  1 drivers
v00000000029a0790_0 .net "branchAddOut", 31 0, v00000000029a0a10_0;  1 drivers
v00000000029a10f0_0 .net "branchSelect", 31 0, v000000000299dcc0_0;  1 drivers
v00000000029a1370_0 .net "byte", 0 0, v000000000299bd80_0;  1 drivers
o000000000293dd88 .functor BUFZ 1, C4<z>; HiZ drive
v000000000299fe30_0 .net "clk", 0 0, o000000000293dd88;  0 drivers
v00000000029a0830_0 .net "func", 5 0, v00000000029a0510_0;  1 drivers
v00000000029a19b0_0 .net "immediate", 0 0, v000000000299dae0_0;  1 drivers
v00000000029a0330_0 .net "instruction", 31 0, v000000000299d540_0;  1 drivers
v00000000029a1af0_0 .net "irLoad", 0 0, v000000000299c460_0;  1 drivers
v00000000029a08d0_0 .net "jump", 0 0, v000000000299bec0_0;  1 drivers
v00000000029a23b0_0 .net "jumpMuxOut", 31 0, v000000000299f200_0;  1 drivers
v00000000029a2810_0 .net "marInput", 31 0, v00000000029a1a50_0;  1 drivers
v00000000029a2450_0 .net "marLoad", 0 0, v000000000299ce60_0;  1 drivers
v00000000029a33f0_0 .net "mdrData", 31 0, v000000000299e300_0;  1 drivers
v00000000029a28b0_0 .net "mdrIn", 31 0, v000000000299fb10_0;  1 drivers
v00000000029a3030_0 .net "mdrLoad", 0 0, v000000000299cd20_0;  1 drivers
v00000000029a1f50_0 .net "mdrSource", 0 0, v000000000299d400_0;  1 drivers
v00000000029a2090_0 .net "memAdress", 31 0, v000000000299e6c0_0;  1 drivers
v00000000029a2770_0 .net "memData", 31 0, v000000000299e580_0;  1 drivers
v00000000029a2a90_0 .net "memEnable", 0 0, v000000000299c3c0_0;  1 drivers
v00000000029a30d0_0 .net "next", 31 0, v000000000299ebc0_0;  1 drivers
v00000000029a3170_0 .net "npcLoad", 0 0, v000000000299c500_0;  1 drivers
v00000000029a3210_0 .net "pcAdd4", 31 0, L_00000000029a6f20;  1 drivers
v00000000029a2c70_0 .net "pcLoad", 0 0, v000000000299bf60_0;  1 drivers
v00000000029a32b0_0 .net "pcOut", 31 0, v000000000299ed00_0;  1 drivers
v00000000029a29f0_0 .net "pcSelect", 0 0, v000000000299b600_0;  1 drivers
v00000000029a2d10_0 .net "regMuxOut", 4 0, v00000000029a0970_0;  1 drivers
v00000000029a2950_0 .net "regOutA", 31 0, v000000000299f020_0;  1 drivers
v00000000029a2b30_0 .net "regOutB", 31 0, v000000000299f3e0_0;  1 drivers
v00000000029a2590_0 .net "regWrite", 0 0, v000000000299cf00_0;  1 drivers
o000000000293dff8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029a2270_0 .net "reset", 0 0, o000000000293dff8;  0 drivers
v00000000029a2630_0 .net "rfSource", 0 0, v000000000299d040_0;  1 drivers
v00000000029a3350_0 .net "rw", 0 0, v000000000299caa0_0;  1 drivers
v00000000029a1ff0_0 .net "shftLeft28Out", 27 0, v000000000299fbb0_0;  1 drivers
v00000000029a3490_0 .net "shftLeftOut", 31 0, v00000000029a1550_0;  1 drivers
v00000000029a2bd0_0 .net "signExtOut", 31 0, v00000000029a1d70_0;  1 drivers
v00000000029a2130_0 .net "unSign", 0 0, v000000000299d0e0_0;  1 drivers
v00000000029a2db0_0 .net "zFlag", 0 0, v00000000029a1410_0;  1 drivers
L_00000000029a6520 .part v000000000299d540_0, 26, 6;
L_00000000029a65c0 .part v000000000299d540_0, 0, 6;
L_00000000029a6020 .part v000000000299d540_0, 16, 5;
L_00000000029a6480 .part v000000000299d540_0, 11, 5;
L_00000000029a6660 .part L_00000000029a6f20, 28, 4;
L_00000000029a68e0 .concat [ 28 4 0 0], v000000000299fbb0_0, L_00000000029a6660;
L_00000000029a67a0 .part v000000000299d540_0, 21, 5;
L_00000000029a6840 .part v000000000299d540_0, 16, 5;
L_00000000029a5b20 .part v000000000299d540_0, 0, 16;
L_00000000029a6980 .part v000000000299d540_0, 0, 26;
S_00000000029995e0 .scope module, "ALU_Mux" "mux4inputs" 3 343, 4 47 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v000000000299cdc0_0 .net "one", 31 0, v00000000029a1d70_0;  alias, 1 drivers
v000000000299d360_0 .var "result", 31 0;
v000000000299c320_0 .net "s", 1 0, v000000000299d860_0;  alias, 1 drivers
L_00000000029a7708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000299da40_0 .net "three", 31 0, L_00000000029a7708;  1 drivers
v000000000299b6a0_0 .net "two", 31 0, v000000000299e300_0;  alias, 1 drivers
v000000000299c8c0_0 .net "zero", 31 0, v000000000299f3e0_0;  alias, 1 drivers
E_00000000028f4ff0/0 .event edge, v000000000299c320_0, v000000000299c8c0_0, v000000000299cdc0_0, v000000000299b6a0_0;
E_00000000028f4ff0/1 .event edge, v000000000299da40_0;
E_00000000028f4ff0 .event/or E_00000000028f4ff0/0, E_00000000028f4ff0/1;
S_000000000299a960 .scope module, "Branch_Mux" "mux32" 3 345, 4 33 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000299b9c0_0 .net "one", 31 0, v00000000029a0a10_0;  alias, 1 drivers
v000000000299dcc0_0 .var "result", 31 0;
v000000000299b920_0 .net "s", 0 0, v00000000029a15f0_0;  alias, 1 drivers
v000000000299dd60_0 .net "zero", 31 0, L_00000000029a6f20;  alias, 1 drivers
E_00000000028f5870 .event edge, v000000000299b920_0, v000000000299dd60_0, v000000000299b9c0_0;
S_000000000299a660 .scope module, "Control_Unit" "control" 3 334, 5 1 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v000000000299bc40_0 .net "MOC", 0 0, v000000000299f2a0_0;  alias, 1 drivers
v000000000299caa0_0 .var "RW", 0 0;
v000000000299c5a0_0 .var "aluCode", 5 0;
v000000000299d860_0 .var "aluSrc", 1 0;
v000000000299cc80_0 .var "branch", 0 0;
v000000000299bd80_0 .var "byte", 0 0;
v000000000299bce0_0 .net "clk", 0 0, o000000000293dd88;  alias, 0 drivers
v000000000299dae0_0 .var "immediate", 0 0;
v000000000299c460_0 .var "irLoad", 0 0;
v000000000299bec0_0 .var "jump", 0 0;
v000000000299ce60_0 .var "marLoad", 0 0;
v000000000299cd20_0 .var "mdrLoad", 0 0;
v000000000299d400_0 .var "mdrSource", 0 0;
v000000000299c3c0_0 .var "memEnable", 0 0;
v000000000299c500_0 .var "npcLoad", 0 0;
v000000000299c640_0 .net "opCode", 5 0, L_00000000029a6520;  1 drivers
v000000000299bf60_0 .var "pcLoad", 0 0;
v000000000299b600_0 .var "pcSelect", 0 0;
v000000000299cf00_0 .var "regWrite", 0 0;
v000000000299cfa0_0 .net "reset", 0 0, o000000000293dff8;  alias, 0 drivers
v000000000299d040_0 .var "rfSource", 0 0;
v000000000299db80_0 .var "state", 4 0;
v000000000299d0e0_0 .var "unSign", 0 0;
E_00000000028f55b0 .event posedge, v000000000299bce0_0;
S_000000000299a4e0 .scope module, "IR" "register" 3 328, 6 48 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000299d180_0 .net "clk", 0 0, o000000000293dd88;  alias, 0 drivers
v000000000299d220_0 .net "in", 31 0, v000000000299e580_0;  alias, 1 drivers
v000000000299d4a0_0 .net "load", 0 0, v000000000299c460_0;  alias, 1 drivers
v000000000299d540_0 .var "result", 31 0;
E_00000000028f5030 .event posedge, v000000000299c460_0;
S_0000000002999760 .scope module, "Jump_Mux" "mux32" 3 346, 4 33 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000299b7e0_0 .net "one", 31 0, L_00000000029a68e0;  1 drivers
v000000000299f200_0 .var "result", 31 0;
v000000000299e260_0 .net "s", 0 0, v000000000299bec0_0;  alias, 1 drivers
v000000000299f160_0 .net "zero", 31 0, v000000000299dcc0_0;  alias, 1 drivers
E_00000000028f5670 .event edge, v000000000299bec0_0, v000000000299dcc0_0, v000000000299b7e0_0;
S_000000000299b0e0 .scope module, "MAR" "register" 3 325, 6 48 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000299f340_0 .net "clk", 0 0, o000000000293dd88;  alias, 0 drivers
v000000000299e080_0 .net "in", 31 0, v00000000029a1a50_0;  alias, 1 drivers
v000000000299e8a0_0 .net "load", 0 0, v000000000299ce60_0;  alias, 1 drivers
v000000000299e6c0_0 .var "result", 31 0;
E_00000000028f4d30 .event posedge, v000000000299ce60_0;
S_000000000299b260 .scope module, "MDR" "register" 3 326, 6 48 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000299e760_0 .net "clk", 0 0, o000000000293dd88;  alias, 0 drivers
v000000000299eb20_0 .net "in", 31 0, v000000000299fb10_0;  alias, 1 drivers
v000000000299e800_0 .net "load", 0 0, v000000000299cd20_0;  alias, 1 drivers
v000000000299e300_0 .var "result", 31 0;
E_00000000028f5270 .event posedge, v000000000299cd20_0;
S_0000000002999a60 .scope module, "Memory" "MemoryTest1" 3 356, 7 1 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v000000000299f2a0_0 .var "MOC", 0 0;
v000000000299ea80 .array "Mem", 511 0, 7 0;
v000000000299e9e0_0 .net "address", 31 0, v000000000299e6c0_0;  alias, 1 drivers
v000000000299e3a0_0 .net "byte", 0 0, v000000000299bd80_0;  alias, 1 drivers
v000000000299e4e0_0 .net "dataIn", 31 0, v000000000299e300_0;  alias, 1 drivers
v000000000299eda0_0 .net "memEnable", 0 0, v000000000299c3c0_0;  alias, 1 drivers
v000000000299e580_0 .var "output_destination", 31 0;
v000000000299e620_0 .net "rw", 0 0, v000000000299caa0_0;  alias, 1 drivers
E_00000000028f5a30 .event posedge, v000000000299c3c0_0;
S_0000000002999d60 .scope module, "NPC" "register" 3 327, 6 48 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000299e940_0 .net "clk", 0 0, o000000000293dd88;  alias, 0 drivers
v000000000299ee40_0 .net "in", 31 0, v000000000299f200_0;  alias, 1 drivers
v000000000299e440_0 .net "load", 0 0, v000000000299c500_0;  alias, 1 drivers
v000000000299ebc0_0 .var "result", 31 0;
E_00000000028f5430 .event posedge, v000000000299c500_0;
S_0000000002999be0 .scope module, "Program_Counter" "ProgramCounter" 3 331, 5 329 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v000000000299ec60_0 .net "Clk", 0 0, o000000000293dd88;  alias, 0 drivers
v000000000299df40_0 .net "Load", 0 0, v000000000299bf60_0;  alias, 1 drivers
v000000000299de00_0 .net "PCNext", 31 0, v000000000299ebc0_0;  alias, 1 drivers
v000000000299ed00_0 .var "PCResult", 31 0;
v000000000299eee0_0 .net "Reset", 0 0, o000000000293dff8;  alias, 0 drivers
E_00000000028f54f0 .event posedge, v000000000299bf60_0;
S_000000000299af60 .scope module, "Register_File" "RegisterFile" 3 350, 8 1 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000299ef80_0 .net "A_Address", 4 0, L_00000000029a67a0;  1 drivers
v000000000299f020_0 .var "A_Data", 31 0;
v000000000299f0c0_0 .net "B_Address", 4 0, L_00000000029a6840;  1 drivers
v000000000299f3e0_0 .var "B_Data", 31 0;
v000000000299dfe0_0 .net "C_Address", 4 0, v00000000029a0970_0;  alias, 1 drivers
v000000000299f480_0 .net "C_Data", 31 0, v000000000299fb10_0;  alias, 1 drivers
v000000000299dea0_0 .net "Clk", 0 0, o000000000293dd88;  alias, 0 drivers
v000000000299e120 .array "Registers", 31 0, 31 0;
v000000000299e1c0_0 .net "Write", 0 0, v000000000299cf00_0;  alias, 1 drivers
v000000000299e120_0 .array/port v000000000299e120, 0;
v000000000299e120_1 .array/port v000000000299e120, 1;
v000000000299e120_2 .array/port v000000000299e120, 2;
E_00000000028f4e70/0 .event edge, v000000000299ef80_0, v000000000299e120_0, v000000000299e120_1, v000000000299e120_2;
v000000000299e120_3 .array/port v000000000299e120, 3;
v000000000299e120_4 .array/port v000000000299e120, 4;
v000000000299e120_5 .array/port v000000000299e120, 5;
v000000000299e120_6 .array/port v000000000299e120, 6;
E_00000000028f4e70/1 .event edge, v000000000299e120_3, v000000000299e120_4, v000000000299e120_5, v000000000299e120_6;
v000000000299e120_7 .array/port v000000000299e120, 7;
v000000000299e120_8 .array/port v000000000299e120, 8;
v000000000299e120_9 .array/port v000000000299e120, 9;
v000000000299e120_10 .array/port v000000000299e120, 10;
E_00000000028f4e70/2 .event edge, v000000000299e120_7, v000000000299e120_8, v000000000299e120_9, v000000000299e120_10;
v000000000299e120_11 .array/port v000000000299e120, 11;
v000000000299e120_12 .array/port v000000000299e120, 12;
v000000000299e120_13 .array/port v000000000299e120, 13;
v000000000299e120_14 .array/port v000000000299e120, 14;
E_00000000028f4e70/3 .event edge, v000000000299e120_11, v000000000299e120_12, v000000000299e120_13, v000000000299e120_14;
v000000000299e120_15 .array/port v000000000299e120, 15;
v000000000299e120_16 .array/port v000000000299e120, 16;
v000000000299e120_17 .array/port v000000000299e120, 17;
v000000000299e120_18 .array/port v000000000299e120, 18;
E_00000000028f4e70/4 .event edge, v000000000299e120_15, v000000000299e120_16, v000000000299e120_17, v000000000299e120_18;
v000000000299e120_19 .array/port v000000000299e120, 19;
v000000000299e120_20 .array/port v000000000299e120, 20;
v000000000299e120_21 .array/port v000000000299e120, 21;
v000000000299e120_22 .array/port v000000000299e120, 22;
E_00000000028f4e70/5 .event edge, v000000000299e120_19, v000000000299e120_20, v000000000299e120_21, v000000000299e120_22;
v000000000299e120_23 .array/port v000000000299e120, 23;
v000000000299e120_24 .array/port v000000000299e120, 24;
v000000000299e120_25 .array/port v000000000299e120, 25;
v000000000299e120_26 .array/port v000000000299e120, 26;
E_00000000028f4e70/6 .event edge, v000000000299e120_23, v000000000299e120_24, v000000000299e120_25, v000000000299e120_26;
v000000000299e120_27 .array/port v000000000299e120, 27;
v000000000299e120_28 .array/port v000000000299e120, 28;
v000000000299e120_29 .array/port v000000000299e120, 29;
v000000000299e120_30 .array/port v000000000299e120, 30;
E_00000000028f4e70/7 .event edge, v000000000299e120_27, v000000000299e120_28, v000000000299e120_29, v000000000299e120_30;
v000000000299e120_31 .array/port v000000000299e120, 31;
E_00000000028f4e70/8 .event edge, v000000000299e120_31, v000000000299f0c0_0;
E_00000000028f4e70 .event/or E_00000000028f4e70/0, E_00000000028f4e70/1, E_00000000028f4e70/2, E_00000000028f4e70/3, E_00000000028f4e70/4, E_00000000028f4e70/5, E_00000000028f4e70/6, E_00000000028f4e70/7, E_00000000028f4e70/8;
E_00000000028f5070 .event posedge, v000000000299cf00_0;
S_000000000299b3e0 .scope module, "Register_Mux" "mux4" 3 341, 4 13 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029a03d0_0 .net "one", 4 0, L_00000000029a6480;  1 drivers
v00000000029a0970_0 .var "result", 4 0;
v000000000299fed0_0 .net "s", 0 0, v000000000299d040_0;  alias, 1 drivers
v00000000029a0010_0 .net "zero", 4 0, L_00000000029a6020;  1 drivers
E_00000000028f5530 .event edge, v000000000299d040_0, v00000000029a0010_0, v00000000029a03d0_0;
S_0000000002999ee0 .scope module, "addFour" "addplus4" 3 363, 6 3 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029a7750 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029a0d30_0 .net/2u *"_s0", 31 0, L_00000000029a7750;  1 drivers
v000000000299f930_0 .net "pc", 31 0, v000000000299ed00_0;  alias, 1 drivers
v000000000299f6b0_0 .net "result", 31 0, L_00000000029a6f20;  alias, 1 drivers
L_00000000029a6f20 .arith/sum 32, v000000000299ed00_0, L_00000000029a7750;
S_000000000299a360 .scope module, "adder" "adder" 3 364, 6 7 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029a1b90_0 .net "entry0", 31 0, v00000000029a1550_0;  alias, 1 drivers
v00000000029a0bf0_0 .net "entry1", 31 0, v000000000299ed00_0;  alias, 1 drivers
v00000000029a0a10_0 .var "result", 31 0;
E_00000000028f4df0 .event edge, v00000000029a1b90_0, v000000000299ed00_0;
S_000000000299aae0 .scope module, "alu" "ALU" 3 353, 9 1 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v00000000029a12d0_0 .var "Result", 31 0;
v00000000029a0150_0 .net "a", 31 0, v000000000299f020_0;  alias, 1 drivers
v00000000029a06f0_0 .net "b", 31 0, v000000000299d360_0;  alias, 1 drivers
v00000000029a1910_0 .var "carryFlag", 0 0;
v00000000029a1410_0 .var "condition", 0 0;
v000000000299f890_0 .var/i "counter", 31 0;
v000000000299f750_0 .var/i "index", 31 0;
v00000000029a01f0_0 .var "negativeFlag", 0 0;
v00000000029a05b0_0 .net "operation", 5 0, v00000000029a0510_0;  alias, 1 drivers
v00000000029a1730_0 .var "overFlowFlag", 0 0;
v00000000029a17d0_0 .var "tempVar", 31 0;
v00000000029a0fb0_0 .var/i "var", 31 0;
v000000000299f9d0_0 .var "zeroFlag", 0 0;
E_00000000028f52f0 .event edge, v00000000029a05b0_0, v000000000299d360_0, v000000000299f020_0;
S_000000000299a1e0 .scope module, "funcMux" "mux6" 3 340, 4 23 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000029a00b0_0 .net "one", 5 0, v000000000299c5a0_0;  alias, 1 drivers
v00000000029a0510_0 .var "result", 5 0;
v00000000029a14b0_0 .net "s", 0 0, v000000000299dae0_0;  alias, 1 drivers
v00000000029a0470_0 .net "zero", 5 0, L_00000000029a65c0;  1 drivers
E_00000000028f50f0 .event edge, v000000000299dae0_0, v00000000029a0470_0, v000000000299c5a0_0;
S_000000000299a7e0 .scope module, "mdrMux" "mux32" 3 344, 4 33 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000299fa70_0 .net "one", 31 0, v00000000029a12d0_0;  alias, 1 drivers
v000000000299fb10_0 .var "result", 31 0;
v00000000029a1c30_0 .net "s", 0 0, v000000000299d400_0;  alias, 1 drivers
v00000000029a0c90_0 .net "zero", 31 0, v000000000299e580_0;  alias, 1 drivers
E_00000000028f4fb0 .event edge, v000000000299d400_0, v000000000299d220_0, v00000000029a12d0_0;
S_000000000299ac60 .scope module, "pcMux" "mux32" 3 339, 4 33 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029a1190_0 .net "one", 31 0, v000000000299ed00_0;  alias, 1 drivers
v00000000029a1a50_0 .var "result", 31 0;
v00000000029a1870_0 .net "s", 0 0, v000000000299b600_0;  alias, 1 drivers
v00000000029a0ab0_0 .net "zero", 31 0, v00000000029a12d0_0;  alias, 1 drivers
E_00000000028f5130 .event edge, v000000000299b600_0, v00000000029a12d0_0, v000000000299ed00_0;
S_00000000029a5410 .scope module, "shftJump" "shftLeft28" 3 361, 6 19 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029a1cd0_0 .net "in", 25 0, L_00000000029a6980;  1 drivers
v000000000299fbb0_0 .var "result", 27 0;
E_00000000028f5170 .event edge, v00000000029a1cd0_0;
S_00000000029a4b10 .scope module, "shftLeft" "shftLeft" 3 362, 6 41 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000299fc50_0 .net "in", 31 0, v00000000029a1d70_0;  alias, 1 drivers
v00000000029a1550_0 .var "result", 31 0;
E_00000000028f5ab0 .event edge, v000000000299cdc0_0;
S_00000000029a5110 .scope module, "signExt" "signExtender" 3 360, 6 26 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029a0b50_0 .net "ins", 15 0, L_00000000029a5b20;  1 drivers
v00000000029a1d70_0 .var "result", 31 0;
v00000000029a0f10_0 .var "tempOnes", 15 0;
v000000000299f7f0_0 .var "tempZero", 15 0;
v00000000029a0dd0_0 .net "unSign", 0 0, v000000000299d0e0_0;  alias, 1 drivers
E_00000000028f51f0 .event edge, v00000000029a0b50_0;
S_00000000029a3c10 .scope module, "simpleAND" "AND" 3 365, 6 13 0, S_00000000027f34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v00000000029a0e70_0 .net "branch", 0 0, v000000000299cc80_0;  alias, 1 drivers
v00000000029a1050_0 .net "condition", 0 0, v00000000029a1410_0;  alias, 1 drivers
v00000000029a15f0_0 .var "result", 0 0;
E_00000000028f4eb0 .event edge, v000000000299cc80_0, v00000000029a1410_0;
S_00000000027ab830 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o0000000002940008 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029a1e10_0 .net "one", 4 0, o0000000002940008;  0 drivers
v00000000029a2e50_0 .var "result", 4 0;
o0000000002940068 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000029a1eb0_0 .net "s", 1 0, o0000000002940068;  0 drivers
o0000000002940098 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029a2310_0 .net "two", 4 0, o0000000002940098;  0 drivers
o00000000029400c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029a2ef0_0 .net "zero", 4 0, o00000000029400c8;  0 drivers
E_00000000028f5230 .event edge, v00000000029a1eb0_0, v00000000029a2ef0_0, v00000000029a1e10_0, v00000000029a2310_0;
    .scope S_000000000281f540;
T_0 ;
    %wait E_00000000028f4430;
    %load/vec4 v0000000002989bd0_0;
    %store/vec4 v0000000002989450_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000281f6c0;
T_1 ;
    %wait E_00000000028f4130;
    %load/vec4 v0000000002989d10_0;
    %store/vec4 v0000000002988af0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000281d1a0;
T_2 ;
    %wait E_00000000028f4ab0;
    %load/vec4 v0000000002988d70_0;
    %store/vec4 v00000000029887d0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027d0620;
T_3 ;
    %wait E_00000000028f06f0;
    %load/vec4 v0000000002989630_0;
    %store/vec4 v0000000002988a50_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002810bd0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002988e10_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000002810bd0;
T_5 ;
    %wait E_00000000028f47b0;
    %delay 1, 0;
    %load/vec4 v0000000002989130_0;
    %store/vec4 v0000000002988e10_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000278cc90;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %end;
    .thread T_6;
    .scope S_000000000278cc90;
T_7 ;
    %wait E_00000000028ee330;
    %load/vec4 v000000000298a030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298a210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bd90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000298a030_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000291ab70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002988910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c1f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000298a030_0, 0, 5;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298a210_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000291ab70_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000291b930_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ac10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291afd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000000000298a030_0, 0, 5;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c470_0, 0, 1;
    %load/vec4 v000000000291bc50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b2f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000000000298a030_0, 0, 5;
T_7.17 ;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291bd90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000291ab70_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000291b930_0, 0, 6;
    %load/vec4 v000000000291bcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000291b930_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298a210_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000000000291b930_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000000000291b930_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000000000291b930_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291b930_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291b930_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba70_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291b930_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298a210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba70_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v000000000291b930_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000000000291b930_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000298a030_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000298a030_0, 0, 5;
    %jmp T_7.34;
T_7.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000000000291b930_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000298a030_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002988910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291afd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291bd90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000291ab70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c510_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002988910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291afd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291bd90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000291ab70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c510_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000298a030_0, 0, 5;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000291ab70_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b390_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291afd0_0, 0, 1;
    %load/vec4 v000000000291bc50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
T_7.35 ;
    %jmp T_7.16;
T_7.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c510_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000298a030_0, 0, 5;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000291ab70_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b390_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000291ab70_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v000000000291b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bb10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291bb10_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000291b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291afd0_0, 0, 1;
    %load/vec4 v000000000291bc50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
T_7.37 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c330_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002988910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291bd90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000291ab70_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000291ab70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c470_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000298a030_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000298afe0;
T_8 ;
    %wait E_00000000028f3cb0;
    %load/vec4 v000000000298b750_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000000000298b570_0;
    %store/vec4 v000000000298bcf0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000298bf70_0;
    %store/vec4 v000000000298bcf0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000298a860;
T_9 ;
    %wait E_00000000028f41b0;
    %load/vec4 v000000000298c150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000000000298d0f0_0;
    %store/vec4 v000000000298c8d0_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000298d230_0;
    %store/vec4 v000000000298c8d0_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000298ae60;
T_10 ;
    %wait E_00000000028f4bb0;
    %load/vec4 v0000000002989590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000000002989a90_0;
    %store/vec4 v00000000029893b0_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000002989310_0;
    %store/vec4 v00000000029893b0_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000279b1e0;
T_11 ;
    %wait E_00000000028edd70;
    %load/vec4 v000000000291b4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v000000000291bbb0_0;
    %store/vec4 v000000000291af30_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v000000000291bbb0_0;
    %store/vec4 v000000000291af30_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v000000000291aa30_0;
    %store/vec4 v000000000291af30_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v000000000291ad50_0;
    %store/vec4 v000000000291af30_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v000000000291aad0_0;
    %store/vec4 v000000000291af30_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000298a6e0;
T_12 ;
    %wait E_00000000028f4b30;
    %load/vec4 v000000000298d370_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000000000298c290_0;
    %store/vec4 v000000000298cfb0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000298c1f0_0;
    %store/vec4 v000000000298cfb0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000000000279b360;
T_13 ;
    %wait E_00000000028ee6b0;
    %load/vec4 v000000000291c3d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000000000291b890_0;
    %store/vec4 v000000000291b7f0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000291b750_0;
    %store/vec4 v000000000291b7f0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000027d07a0;
T_14 ;
    %wait E_00000000028f09b0;
    %load/vec4 v0000000002989f90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000002989770_0;
    %store/vec4 v0000000002988f50_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000029889b0_0;
    %store/vec4 v0000000002988f50_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000298ace0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
    %end;
    .thread T_15;
    .scope S_000000000298ace0;
T_16 ;
    %wait E_00000000028f3fb0;
    %load/vec4 v00000000029891d0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %delay 1, 0;
    %load/vec4 v0000000002989810_0;
    %load/vec4 v00000000029891d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029898b0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000298ace0;
T_17 ;
    %wait E_00000000028f42b0;
    %load/vec4 v000000000298a3f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029898b0, 4;
    %assign/vec4 v00000000029896d0_0, 0;
    %load/vec4 v0000000002988550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029898b0, 4;
    %assign/vec4 v0000000002988eb0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000000000298ab60;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000298b930_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_000000000298ab60;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000298c6f0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_000000000298ab60;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298c5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298bed0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_000000000298ab60;
T_21 ;
    %wait E_00000000028f41f0;
    %load/vec4 v000000000298bb10_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %jmp T_21.24;
T_21.0 ;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %cmp/e;
    %jmp/0xz  T_21.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298c5b0_0, 0, 1;
    %jmp T_21.26;
T_21.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298c5b0_0, 0, 1;
T_21.26 ;
    %jmp T_21.24;
T_21.1 ;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_21.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.28, 8;
T_21.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.28, 8;
 ; End of false expr.
    %blend;
T_21.28;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %load/vec4 v000000000298cd30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.30, 8;
T_21.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.30, 8;
 ; End of false expr.
    %blend;
T_21.30;
    %store/vec4 v000000000298c5b0_0, 0, 1;
    %load/vec4 v000000000298cd30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.32, 8;
T_21.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.32, 8;
 ; End of false expr.
    %blend;
T_21.32;
    %pad/s 1;
    %store/vec4 v000000000298c650_0, 0, 1;
    %jmp T_21.24;
T_21.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v000000000298b890_0;
    %load/vec4 v000000000298c010_0;
    %cmp/s;
    %jmp/0xz  T_21.33, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298bed0_0, 0, 1;
    %jmp T_21.34;
T_21.33 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298bed0_0, 0, 1;
T_21.34 ;
    %jmp T_21.24;
T_21.3 ;
    %load/vec4 v000000000298c010_0;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.4 ;
    %load/vec4 v000000000298b890_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.35, 4;
    %load/vec4 v000000000298c010_0;
    %store/vec4 v000000000298cd30_0, 0, 32;
T_21.35 ;
    %jmp T_21.24;
T_21.5 ;
    %load/vec4 v000000000298b890_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.37, 4;
    %load/vec4 v000000000298c010_0;
    %store/vec4 v000000000298cd30_0, 0, 32;
T_21.37 ;
    %jmp T_21.24;
T_21.6 ;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %and;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.7 ;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %or;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.8 ;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %xor;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.9 ;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %or;
    %inv;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.10 ;
    %load/vec4 v000000000298c010_0;
    %pad/u 33;
    %load/vec4 v000000000298b890_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %store/vec4 v000000000298c790_0, 0, 1;
    %load/vec4 v000000000298c010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298b890_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.40, 8;
T_21.39 ; End of true expr.
    %load/vec4 v000000000298b890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298cd30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.42, 9;
T_21.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.42, 9;
 ; End of false expr.
    %blend;
T_21.42;
    %jmp/0 T_21.40, 8;
 ; End of false expr.
    %blend;
T_21.40;
    %pad/s 1;
    %store/vec4 v000000000298ce70_0, 0, 1;
    %jmp T_21.24;
T_21.11 ;
    %load/vec4 v000000000298c010_0;
    %pad/u 33;
    %load/vec4 v000000000298b890_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %store/vec4 v000000000298c790_0, 0, 1;
    %load/vec4 v000000000298c010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298b890_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.44, 8;
T_21.43 ; End of true expr.
    %load/vec4 v000000000298b890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298cd30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.45, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.46, 9;
T_21.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.46, 9;
 ; End of false expr.
    %blend;
T_21.46;
    %jmp/0 T_21.44, 8;
 ; End of false expr.
    %blend;
T_21.44;
    %pad/s 1;
    %store/vec4 v000000000298ce70_0, 0, 1;
    %jmp T_21.24;
T_21.12 ;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %add;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %load/vec4 v000000000298c010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298b890_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.47, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.48, 8;
T_21.47 ; End of true expr.
    %load/vec4 v000000000298b890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298cd30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.49, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.50, 9;
T_21.49 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.50, 9;
 ; End of false expr.
    %blend;
T_21.50;
    %jmp/0 T_21.48, 8;
 ; End of false expr.
    %blend;
T_21.48;
    %pad/s 1;
    %store/vec4 v000000000298ce70_0, 0, 1;
    %load/vec4 v000000000298cd30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.51, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.52, 8;
T_21.51 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.52, 8;
 ; End of false expr.
    %blend;
T_21.52;
    %pad/s 1;
    %store/vec4 v000000000298c650_0, 0, 1;
    %load/vec4 v000000000298cd30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.53, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.54, 8;
T_21.53 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.54, 8;
 ; End of false expr.
    %blend;
T_21.54;
    %store/vec4 v000000000298c5b0_0, 0, 1;
    %jmp T_21.24;
T_21.13 ;
    %load/vec4 v000000000298b890_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000298d050_0, 0, 32;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298d050_0;
    %add;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %load/vec4 v000000000298c010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298d050_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.55, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.56, 8;
T_21.55 ; End of true expr.
    %load/vec4 v000000000298d050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298cd30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.57, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.58, 9;
T_21.57 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.58, 9;
 ; End of false expr.
    %blend;
T_21.58;
    %jmp/0 T_21.56, 8;
 ; End of false expr.
    %blend;
T_21.56;
    %pad/s 1;
    %store/vec4 v000000000298ce70_0, 0, 1;
    %load/vec4 v000000000298cd30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.59, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.60, 8;
T_21.59 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.60, 8;
 ; End of false expr.
    %blend;
T_21.60;
    %pad/s 1;
    %store/vec4 v000000000298c650_0, 0, 1;
    %load/vec4 v000000000298cd30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.61, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.62, 8;
T_21.61 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.62, 8;
 ; End of false expr.
    %blend;
T_21.62;
    %store/vec4 v000000000298c5b0_0, 0, 1;
    %jmp T_21.24;
T_21.14 ;
    %load/vec4 v000000000298b890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.15 ;
    %load/vec4 v000000000298b890_0;
    %ix/getv 4, v000000000298c010_0;
    %shiftl 4;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.16 ;
    %load/vec4 v000000000298b890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.17 ;
    %load/vec4 v000000000298b890_0;
    %ix/getv 4, v000000000298c010_0;
    %shiftr 4;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.18 ;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.63, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.64;
T_21.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000298cd30_0, 0, 32;
T_21.64 ;
    %jmp T_21.24;
T_21.19 ;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b890_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.65, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.66;
T_21.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000298cd30_0, 0, 32;
T_21.66 ;
    %jmp T_21.24;
T_21.20 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000298b9d0_0, 0, 32;
T_21.67 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000298b9d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.68, 5;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b9d0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.69, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000298c6f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000298b9d0_0, 0, 32;
T_21.69 ;
    %load/vec4 v000000000298c6f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.71, 4;
    %load/vec4 v000000000298b930_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000298b930_0, 0, 32;
T_21.71 ;
    %load/vec4 v000000000298b9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000298b9d0_0, 0, 32;
    %jmp T_21.67;
T_21.68 ;
    %load/vec4 v000000000298b930_0;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000298b9d0_0, 0, 32;
T_21.73 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000298b9d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.74, 5;
    %load/vec4 v000000000298c010_0;
    %load/vec4 v000000000298b9d0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.75, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000298c6f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000298b9d0_0, 0, 32;
T_21.75 ;
    %load/vec4 v000000000298c6f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.77, 4;
    %load/vec4 v000000000298b930_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000298b930_0, 0, 32;
T_21.77 ;
    %load/vec4 v000000000298b9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000298b9d0_0, 0, 32;
    %jmp T_21.73;
T_21.74 ;
    %load/vec4 v000000000298b930_0;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.22 ;
    %load/vec4 v000000000298c010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.23 ;
    %load/vec4 v000000000298c010_0;
    %ix/getv 4, v000000000298b890_0;
    %shiftr 4;
    %store/vec4 v000000000298cd30_0, 0, 32;
    %jmp T_21.24;
T_21.24 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000281d020;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002989db0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000000000281d020;
T_23 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002988690 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002988690, 0>, &A<v0000000002988690, 1>, &A<v0000000002988690, 2>, &A<v0000000002988690, 3> {0 0 0};
    %end;
    .thread T_23;
    .scope S_000000000281d020;
T_24 ;
    %wait E_00000000028f4b70;
    %load/vec4 v00000000029894f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0000000002989090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002989db0_0;
    %ix/getv 4, v0000000002989e50_0;
    %load/vec4a v0000000002988690, 4;
    %load/vec4 v0000000002989e50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002988690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002989e50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002988690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002989e50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002988690, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002988cd0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002989db0_0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002989db0_0;
    %load/vec4 v0000000002988c30_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002989e50_0;
    %store/vec4a v0000000002988690, 4, 0;
    %load/vec4 v0000000002988c30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002989e50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002988690, 4, 0;
    %load/vec4 v0000000002988c30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002989e50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002988690, 4, 0;
    %load/vec4 v0000000002988c30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002989e50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002988690, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002989db0_0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000002989090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002989db0_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002989e50_0;
    %load/vec4a v0000000002988690, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002988cd0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002989db0_0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002989db0_0;
    %load/vec4 v0000000002988c30_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002989e50_0;
    %store/vec4a v0000000002988690, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002989db0_0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000000000298d700;
T_25 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000298c330_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_000000000298d700;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000298c510_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_000000000298d700;
T_27 ;
    %wait E_00000000028f3e30;
    %load/vec4 v000000000298d410_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000298cab0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v000000000298c510_0;
    %load/vec4 v000000000298d410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000298ca10_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000000000298c330_0;
    %load/vec4 v000000000298d410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000298ca10_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000298b160;
T_28 ;
    %wait E_00000000028f4470;
    %load/vec4 v000000000298c470_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000298bd90_0, 0, 28;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000000000298b2e0;
T_29 ;
    %wait E_00000000028f4170;
    %load/vec4 v000000000298c0b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000298d2d0_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000298a9e0;
T_30 ;
    %wait E_00000000028f43f0;
    %load/vec4 v000000000298c970_0;
    %load/vec4 v000000000298cf10_0;
    %add;
    %store/vec4 v000000000298c830_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000298d580;
T_31 ;
    %wait E_00000000028f4530;
    %load/vec4 v000000000298b610_0;
    %load/vec4 v000000000298ba70_0;
    %and;
    %store/vec4 v000000000298b6b0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000000028fcbc0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002990710_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_00000000028fcbc0;
T_33 ;
    %vpi_call 2 17 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000002990350_0, v0000000002990710_0, S_0000000002810bd0, S_000000000281d020, S_000000000278cc90, S_000000000298ab60, S_000000000298ace0, S_000000000298a560, S_000000000298a9e0, S_000000000298d700, S_000000000298b160, S_000000000298b2e0, S_000000000298d580, S_000000000281f540, S_000000000281f6c0, S_000000000281d1a0, S_00000000027d0620, S_000000000298a860, S_000000000298afe0, S_00000000027d07a0, S_000000000279b1e0, S_000000000298ae60, S_000000000298a6e0, S_000000000279b360 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000029887d0_0, 0, 32;
    %vpi_func 2 62 "$fopen" 32, "output/Memory1StatusFile.txt", "w" {0 0 0};
    %store/vec4 v0000000002990670_0, 0, 32;
    %vpi_func 2 63 "$fopen" 32, "output/StateChangeTest1.txt", "w" {0 0 0};
    %store/vec4 v00000000029905d0_0, 0, 32;
    %vpi_call 2 65 "$fwrite", v0000000002990670_0, "\012----------Memory at Start Up---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002990cb0_0, 0, 32;
T_33.0 ;
    %load/vec4 v0000000002990cb0_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0000000002990cb0_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002990cb0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002988690, 4;
    %load/vec4 v0000000002990cb0_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002990cb0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002988690, 4;
    %load/vec4 v0000000002990cb0_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002990cb0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002988690, 4;
    %vpi_call 2 67 "$fwrite", v0000000002990670_0, "\012Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b", v0000000002990cb0_0, &A<v0000000002988690, v0000000002990cb0_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002990cb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002990cb0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002990cb0_0, 0, 32;
T_33.2 ;
    %load/vec4 v0000000002990cb0_0;
    %cmpi/s 600, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002990350_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002990350_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 73 "$fwrite", v00000000029905d0_0, "\012 ---------CLOCK CYCLE: %d START-----------\012", v0000000002990cb0_0 {0 0 0};
    %vpi_call 2 75 "$fwrite", v00000000029905d0_0, "\012\012State: %d", v000000000298a030_0 {0 0 0};
    %vpi_call 2 77 "$fwrite", v00000000029905d0_0, "\012Current Instruction: %b", v0000000002988cd0_0 {0 0 0};
    %vpi_call 2 79 "$fwrite", v00000000029905d0_0, "\012Register S Address: %d , %b", v000000000298a3f0_0, v000000000298a3f0_0 {0 0 0};
    %vpi_call 2 80 "$fwrite", v00000000029905d0_0, "\012Register T Address: %d , %b", v0000000002988550_0, v0000000002988550_0 {0 0 0};
    %vpi_call 2 81 "$fwrite", v00000000029905d0_0, "\012Offset: %d\012\012", v000000000298d410_0 {0 0 0};
    %vpi_call 2 83 "$fwrite", v00000000029905d0_0, "\012MAR: %d", v0000000002989450_0 {0 0 0};
    %vpi_call 2 86 "$fwrite", v00000000029905d0_0, "\012IR: %b", v0000000002988a50_0 {0 0 0};
    %load/vec4 v0000000002990cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002990cb0_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %vpi_call 2 88 "$fwrite", v0000000002990670_0, "\012----------Memory at End---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002990cb0_0, 0, 32;
T_33.4 ;
    %load/vec4 v0000000002990cb0_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.5, 5;
    %load/vec4 v0000000002990cb0_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002990cb0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002988690, 4;
    %load/vec4 v0000000002990cb0_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002990cb0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002988690, 4;
    %load/vec4 v0000000002990cb0_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002990cb0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002988690, 4;
    %vpi_call 2 90 "$fwrite", v0000000002990670_0, "\012Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b", v0000000002990cb0_0, &A<v0000000002988690, v0000000002990cb0_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002990cb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002990cb0_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
    %vpi_call 2 92 "$fclose", v00000000029905d0_0 {0 0 0};
    %vpi_call 2 93 "$fclose", v0000000002990670_0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_00000000027f3b40;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002990b70_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_00000000027f3b40;
T_35 ;
    %vpi_call 7 75 "$readmemb", "Input/testcode_mips2.txt", v0000000002990e90 {0 0 0};
    %vpi_call 7 76 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002990e90, 0>, &A<v0000000002990e90, 1>, &A<v0000000002990e90, 2>, &A<v0000000002990e90, 3> {0 0 0};
    %end;
    .thread T_35;
    .scope S_00000000027f3b40;
T_36 ;
    %wait E_00000000028f4030;
    %load/vec4 v0000000002990c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v00000000029929a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002990b70_0;
    %ix/getv 4, v0000000002990fd0_0;
    %load/vec4a v0000000002990e90, 4;
    %load/vec4 v0000000002990fd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002990e90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002990fd0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002990e90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002990fd0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002990e90, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002991430_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002990b70_0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002990b70_0;
    %load/vec4 v0000000002991110_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002990fd0_0;
    %store/vec4a v0000000002990e90, 4, 0;
    %load/vec4 v0000000002991110_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002990fd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002990e90, 4, 0;
    %load/vec4 v0000000002991110_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002990fd0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002990e90, 4, 0;
    %load/vec4 v0000000002991110_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002990fd0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002990e90, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002990b70_0;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000000029929a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002990b70_0;
    %ix/getv 4, v0000000002990fd0_0;
    %load/vec4a v0000000002990e90, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000000002991430_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002990b70_0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002990b70_0;
    %load/vec4 v0000000002991110_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002990fd0_0;
    %store/vec4a v0000000002990e90, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002990b70_0;
T_36.5 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000000027f3cc0;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991960_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_00000000027f3cc0;
T_38 ;
    %vpi_call 7 135 "$readmemb", "Input/testcode_mips3.txt", v0000000002993300 {0 0 0};
    %vpi_call 7 136 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002993300, 0>, &A<v0000000002993300, 1>, &A<v0000000002993300, 2>, &A<v0000000002993300, 3> {0 0 0};
    %end;
    .thread T_38;
    .scope S_00000000027f3cc0;
T_39 ;
    %wait E_00000000028ee4f0;
    %load/vec4 v0000000002991b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0000000002991640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002991960_0;
    %ix/getv 4, v0000000002991fa0_0;
    %load/vec4a v0000000002993300, 4;
    %load/vec4 v0000000002991fa0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002993300, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002991fa0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002993300, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002991fa0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002993300, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002992a40_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002991960_0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002991960_0;
    %load/vec4 v0000000002991be0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002991fa0_0;
    %store/vec4a v0000000002993300, 4, 0;
    %load/vec4 v0000000002991be0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002991fa0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002993300, 4, 0;
    %load/vec4 v0000000002991be0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002991fa0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002993300, 4, 0;
    %load/vec4 v0000000002991be0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002991fa0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002993300, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002991960_0;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000000002991640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002991960_0;
    %ix/getv 4, v0000000002991fa0_0;
    %load/vec4a v0000000002993300, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000000002992a40_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002991960_0;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002991960_0;
    %load/vec4 v0000000002991be0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002991fa0_0;
    %store/vec4a v0000000002993300, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002991960_0;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000000000298e300;
T_40 ;
    %wait E_00000000028f3cf0;
    %load/vec4 v00000000029942d0_0;
    %store/vec4 v00000000029938d0_0, 0, 32;
    %jmp T_40;
    .thread T_40;
    .scope S_000000000298d880;
T_41 ;
    %wait E_00000000028f44b0;
    %load/vec4 v0000000002993d30_0;
    %store/vec4 v0000000002994410_0, 0, 32;
    %jmp T_41;
    .thread T_41;
    .scope S_000000000298e600;
T_42 ;
    %wait E_00000000028f3d30;
    %load/vec4 v0000000002993790_0;
    %store/vec4 v00000000029940f0_0, 0, 32;
    %jmp T_42;
    .thread T_42;
    .scope S_000000000298e000;
T_43 ;
    %wait E_00000000028f3c70;
    %load/vec4 v0000000002992d60_0;
    %store/vec4 v0000000002992ea0_0, 0, 32;
    %jmp T_43;
    .thread T_43;
    .scope S_000000000298e480;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002994230_0, 0;
    %end;
    .thread T_44;
    .scope S_000000000298e480;
T_45 ;
    %wait E_00000000028f3eb0;
    %delay 1, 0;
    %load/vec4 v0000000002994af0_0;
    %store/vec4 v0000000002994230_0, 0, 32;
    %jmp T_45;
    .thread T_45;
    .scope S_000000000298e780;
T_46 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %end;
    .thread T_46;
    .scope S_000000000298e780;
T_47 ;
    %wait E_00000000028f49f0;
    %load/vec4 v0000000002992cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_47.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_47.15, 6;
    %jmp T_47.16;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029924a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029925e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002992cc0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002992e00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029918c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029916e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991aa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002992cc0_0, 0, 5;
    %jmp T_47.16;
T_47.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029925e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029916e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029924a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991e60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000002992e00_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002992540_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.16;
T_47.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029924a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992ae0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000002992cc0_0, 0, 5;
    %jmp T_47.16;
T_47.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029924a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991a00_0, 0, 1;
    %load/vec4 v0000000002992040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991d20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002992cc0_0, 0, 5;
T_47.17 ;
    %jmp T_47.16;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029925e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002992e00_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002992540_0, 0, 6;
    %load/vec4 v0000000002991dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_47.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_47.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_47.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_47.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_47.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_47.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_47.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_47.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_47.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_47.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_47.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_47.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_47.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_47.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_47.33, 6;
    %jmp T_47.34;
T_47.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000002992540_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991e60_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000000002992540_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000000002992540_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000000002992540_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002992540_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991820_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002992540_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991820_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002992540_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991820_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0000000002992540_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000000002992540_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.34;
T_47.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002992cc0_0, 0, 5;
    %jmp T_47.34;
T_47.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002992cc0_0, 0, 5;
    %jmp T_47.34;
T_47.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000000002992540_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002992cc0_0, 0, 5;
    %jmp T_47.34;
T_47.34 ;
    %pop/vec4 1;
    %jmp T_47.16;
T_47.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029918c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029916e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029925e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002992e00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992680_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.16;
T_47.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029918c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029925e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002992e00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029916e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992680_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002992cc0_0, 0, 5;
    %jmp T_47.16;
T_47.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002992e00_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002992540_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992b80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.16;
T_47.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992ae0_0, 0, 1;
    %load/vec4 v0000000002992040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
T_47.35 ;
    %jmp T_47.16;
T_47.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029916e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992680_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002992cc0_0, 0, 5;
    %jmp T_47.16;
T_47.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002992e00_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002992540_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992b80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.16;
T_47.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991aa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002992e00_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0000000002992540_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029916e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.16;
T_47.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029916e0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000002992540_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992ae0_0, 0, 1;
    %load/vec4 v0000000002992040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002991820_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
T_47.37 ;
    %jmp T_47.16;
T_47.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992900_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.16;
T_47.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029918c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029916e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029925e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002992e00_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.16;
T_47.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029918c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992860_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002992e00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002991a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002992cc0_0, 0;
    %jmp T_47.16;
T_47.16 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47;
    .scope S_000000000298ea80;
T_48 ;
    %wait E_00000000028f4830;
    %load/vec4 v0000000002997b70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v0000000002997850_0;
    %store/vec4 v0000000002997710_0, 0, 32;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000002998930_0;
    %store/vec4 v0000000002997710_0, 0, 32;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000000000298f200;
T_49 ;
    %wait E_00000000028f4730;
    %load/vec4 v00000000029984d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v0000000002998e30_0;
    %store/vec4 v00000000029975d0_0, 0, 6;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v00000000029977b0_0;
    %store/vec4 v00000000029975d0_0, 0, 6;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000000000298e900;
T_50 ;
    %wait E_00000000028f3ef0;
    %load/vec4 v0000000002993970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0000000002995090_0;
    %store/vec4 v0000000002994b90_0, 0, 5;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000000002994730_0;
    %store/vec4 v0000000002994b90_0, 0, 5;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000000000298de80;
T_51 ;
    %wait E_00000000028f4c30;
    %load/vec4 v0000000002991780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %load/vec4 v0000000002991f00_0;
    %store/vec4 v0000000002993080_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0000000002991f00_0;
    %store/vec4 v0000000002993080_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0000000002993260_0;
    %store/vec4 v0000000002993080_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v00000000029920e0_0;
    %store/vec4 v0000000002993080_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0000000002993440_0;
    %store/vec4 v0000000002993080_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000000000298f080;
T_52 ;
    %wait E_00000000028f4770;
    %load/vec4 v0000000002998070_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0000000002997e90_0;
    %store/vec4 v0000000002997df0_0, 0, 32;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000000002997cb0_0;
    %store/vec4 v0000000002997df0_0, 0, 32;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000000000298f380;
T_53 ;
    %wait E_00000000028eeb70;
    %load/vec4 v00000000029915a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v00000000029927c0_0;
    %store/vec4 v00000000029933a0_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v00000000029922c0_0;
    %store/vec4 v00000000029933a0_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000000000298e180;
T_54 ;
    %wait E_00000000028f4870;
    %load/vec4 v0000000002992fe0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v00000000029931c0_0;
    %store/vec4 v0000000002992360_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000000002992f40_0;
    %store/vec4 v0000000002992360_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000000000298db80;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
    %end;
    .thread T_55;
    .scope S_000000000298db80;
T_56 ;
    %wait E_00000000028f4670;
    %load/vec4 v00000000029944b0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_56.0, 4;
    %delay 1, 0;
    %load/vec4 v0000000002994e10_0;
    %load/vec4 v00000000029944b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002993b50, 0, 4;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000000000298db80;
T_57 ;
    %wait E_00000000028f45f0;
    %load/vec4 v0000000002994eb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002993b50, 4;
    %assign/vec4 v0000000002993fb0_0, 0;
    %load/vec4 v0000000002994690_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002993b50, 4;
    %assign/vec4 v0000000002993dd0_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000000000298dd00;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002993ab0_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_000000000298dd00;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029981b0_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_000000000298dd00;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002999150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029935b0_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_000000000298dd00;
T_61 ;
    %wait E_00000000028f46f0;
    %load/vec4 v0000000002998890_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_61.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_61.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_61.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_61.18, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_61.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_61.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_61.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_61.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_61.23, 6;
    %jmp T_61.24;
T_61.0 ;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %cmp/e;
    %jmp/0xz  T_61.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002999150_0, 0, 1;
    %jmp T_61.26;
T_61.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002999150_0, 0, 1;
T_61.26 ;
    %jmp T_61.24;
T_61.1 ;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_61.28, 8;
T_61.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_61.28, 8;
 ; End of false expr.
    %blend;
T_61.28;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %load/vec4 v0000000002993a10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.30, 8;
T_61.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.30, 8;
 ; End of false expr.
    %blend;
T_61.30;
    %store/vec4 v0000000002999150_0, 0, 1;
    %load/vec4 v0000000002993a10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.32, 8;
T_61.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.32, 8;
 ; End of false expr.
    %blend;
T_61.32;
    %pad/s 1;
    %store/vec4 v0000000002997c10_0, 0, 1;
    %jmp T_61.24;
T_61.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002994370_0;
    %load/vec4 v0000000002994050_0;
    %cmp/s;
    %jmp/0xz  T_61.33, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029935b0_0, 0, 1;
    %jmp T_61.34;
T_61.33 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029935b0_0, 0, 1;
T_61.34 ;
    %jmp T_61.24;
T_61.3 ;
    %load/vec4 v0000000002994050_0;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.4 ;
    %load/vec4 v0000000002994370_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_61.35, 4;
    %load/vec4 v0000000002994050_0;
    %store/vec4 v0000000002993a10_0, 0, 32;
T_61.35 ;
    %jmp T_61.24;
T_61.5 ;
    %load/vec4 v0000000002994370_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.37, 4;
    %load/vec4 v0000000002994050_0;
    %store/vec4 v0000000002993a10_0, 0, 32;
T_61.37 ;
    %jmp T_61.24;
T_61.6 ;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %and;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.7 ;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %or;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.8 ;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %xor;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.9 ;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %or;
    %inv;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.10 ;
    %load/vec4 v0000000002994050_0;
    %pad/u 33;
    %load/vec4 v0000000002994370_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %store/vec4 v00000000029951d0_0, 0, 1;
    %load/vec4 v0000000002994050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002994370_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.40, 8;
T_61.39 ; End of true expr.
    %load/vec4 v0000000002994370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002993a10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.42, 9;
T_61.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.42, 9;
 ; End of false expr.
    %blend;
T_61.42;
    %jmp/0 T_61.40, 8;
 ; End of false expr.
    %blend;
T_61.40;
    %pad/s 1;
    %store/vec4 v0000000002998bb0_0, 0, 1;
    %jmp T_61.24;
T_61.11 ;
    %load/vec4 v0000000002994050_0;
    %pad/u 33;
    %load/vec4 v0000000002994370_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %store/vec4 v00000000029951d0_0, 0, 1;
    %load/vec4 v0000000002994050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002994370_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.44, 8;
T_61.43 ; End of true expr.
    %load/vec4 v0000000002994370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002993a10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.45, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.46, 9;
T_61.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.46, 9;
 ; End of false expr.
    %blend;
T_61.46;
    %jmp/0 T_61.44, 8;
 ; End of false expr.
    %blend;
T_61.44;
    %pad/s 1;
    %store/vec4 v0000000002998bb0_0, 0, 1;
    %jmp T_61.24;
T_61.12 ;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %add;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %load/vec4 v0000000002994050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002994370_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.47, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.48, 8;
T_61.47 ; End of true expr.
    %load/vec4 v0000000002994370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002993a10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.49, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.50, 9;
T_61.49 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.50, 9;
 ; End of false expr.
    %blend;
T_61.50;
    %jmp/0 T_61.48, 8;
 ; End of false expr.
    %blend;
T_61.48;
    %pad/s 1;
    %store/vec4 v0000000002998bb0_0, 0, 1;
    %load/vec4 v0000000002993a10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.51, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.52, 8;
T_61.51 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.52, 8;
 ; End of false expr.
    %blend;
T_61.52;
    %pad/s 1;
    %store/vec4 v0000000002997c10_0, 0, 1;
    %load/vec4 v0000000002993a10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.53, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.54, 8;
T_61.53 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.54, 8;
 ; End of false expr.
    %blend;
T_61.54;
    %store/vec4 v0000000002999150_0, 0, 1;
    %jmp T_61.24;
T_61.13 ;
    %load/vec4 v0000000002994370_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002997d50_0, 0, 32;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002997d50_0;
    %add;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %load/vec4 v0000000002994050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002997d50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.55, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.56, 8;
T_61.55 ; End of true expr.
    %load/vec4 v0000000002997d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002993a10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.57, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.58, 9;
T_61.57 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.58, 9;
 ; End of false expr.
    %blend;
T_61.58;
    %jmp/0 T_61.56, 8;
 ; End of false expr.
    %blend;
T_61.56;
    %pad/s 1;
    %store/vec4 v0000000002998bb0_0, 0, 1;
    %load/vec4 v0000000002993a10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.59, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.60, 8;
T_61.59 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.60, 8;
 ; End of false expr.
    %blend;
T_61.60;
    %pad/s 1;
    %store/vec4 v0000000002997c10_0, 0, 1;
    %load/vec4 v0000000002993a10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.61, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.62, 8;
T_61.61 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.62, 8;
 ; End of false expr.
    %blend;
T_61.62;
    %store/vec4 v0000000002999150_0, 0, 1;
    %jmp T_61.24;
T_61.14 ;
    %load/vec4 v0000000002994370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.15 ;
    %load/vec4 v0000000002994370_0;
    %ix/getv 4, v0000000002994050_0;
    %shiftl 4;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.16 ;
    %load/vec4 v0000000002994370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.17 ;
    %load/vec4 v0000000002994370_0;
    %ix/getv 4, v0000000002994050_0;
    %shiftr 4;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.18 ;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.63, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.64;
T_61.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002993a10_0, 0, 32;
T_61.64 ;
    %jmp T_61.24;
T_61.19 ;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002994370_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.65, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.66;
T_61.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002993a10_0, 0, 32;
T_61.66 ;
    %jmp T_61.24;
T_61.20 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002998110_0, 0, 32;
T_61.67 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002998110_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.68, 5;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002998110_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_61.69, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029981b0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002998110_0, 0, 32;
T_61.69 ;
    %load/vec4 v00000000029981b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.71, 4;
    %load/vec4 v0000000002993ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002993ab0_0, 0, 32;
T_61.71 ;
    %load/vec4 v0000000002998110_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002998110_0, 0, 32;
    %jmp T_61.67;
T_61.68 ;
    %load/vec4 v0000000002993ab0_0;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002998110_0, 0, 32;
T_61.73 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002998110_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.74, 5;
    %load/vec4 v0000000002994050_0;
    %load/vec4 v0000000002998110_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_61.75, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029981b0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002998110_0, 0, 32;
T_61.75 ;
    %load/vec4 v00000000029981b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.77, 4;
    %load/vec4 v0000000002993ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002993ab0_0, 0, 32;
T_61.77 ;
    %load/vec4 v0000000002998110_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002998110_0, 0, 32;
    %jmp T_61.73;
T_61.74 ;
    %load/vec4 v0000000002993ab0_0;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.22 ;
    %load/vec4 v0000000002994050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.23 ;
    %load/vec4 v0000000002994050_0;
    %ix/getv 4, v0000000002994370_0;
    %shiftr 4;
    %store/vec4 v0000000002993a10_0, 0, 32;
    %jmp T_61.24;
T_61.24 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000000000298da00;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002994190_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_000000000298da00;
T_63 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002994550 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002994550, 0>, &A<v0000000002994550, 1>, &A<v0000000002994550, 2>, &A<v0000000002994550, 3> {0 0 0};
    %end;
    .thread T_63;
    .scope S_000000000298da00;
T_64 ;
    %wait E_00000000028f4370;
    %load/vec4 v0000000002993650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.0, 4;
    %load/vec4 v0000000002994870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002994190_0;
    %ix/getv 4, v0000000002994a50_0;
    %load/vec4a v0000000002994550, 4;
    %load/vec4 v0000000002994a50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002994550, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002994a50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002994550, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002994a50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002994550, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002993c90_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002994190_0;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002994190_0;
    %load/vec4 v0000000002994cd0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002994a50_0;
    %store/vec4a v0000000002994550, 4, 0;
    %load/vec4 v0000000002994cd0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002994a50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002994550, 4, 0;
    %load/vec4 v0000000002994cd0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002994a50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002994550, 4, 0;
    %load/vec4 v0000000002994cd0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002994a50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002994550, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002994190_0;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000000002994870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002994190_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002994a50_0;
    %load/vec4a v0000000002994550, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002993c90_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002994190_0;
    %jmp T_64.5;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002994190_0;
    %load/vec4 v0000000002994cd0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002994a50_0;
    %store/vec4a v0000000002994550, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002994190_0;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_00000000029998e0;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002998250_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_00000000029998e0;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002998570_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_00000000029998e0;
T_67 ;
    %wait E_00000000028f4e30;
    %load/vec4 v0000000002999470_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029991f0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v0000000002998570_0;
    %load/vec4 v0000000002999470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002997990_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0000000002998250_0;
    %load/vec4 v0000000002999470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002997990_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000000000298ed80;
T_68 ;
    %wait E_00000000028f48b0;
    %load/vec4 v0000000002997f30_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029978f0_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_000000000299a060;
T_69 ;
    %wait E_00000000028f51b0;
    %load/vec4 v0000000002998a70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002998610_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000000000298ef00;
T_70 ;
    %wait E_00000000028f3f70;
    %load/vec4 v0000000002994c30_0;
    %load/vec4 v0000000002995130_0;
    %add;
    %store/vec4 v0000000002993830_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000000000299ade0;
T_71 ;
    %wait E_00000000028f4f30;
    %load/vec4 v0000000002999290_0;
    %load/vec4 v0000000002999330_0;
    %and;
    %store/vec4 v00000000029993d0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000000000299b0e0;
T_72 ;
    %wait E_00000000028f4d30;
    %load/vec4 v000000000299e080_0;
    %store/vec4 v000000000299e6c0_0, 0, 32;
    %jmp T_72;
    .thread T_72;
    .scope S_000000000299b260;
T_73 ;
    %wait E_00000000028f5270;
    %load/vec4 v000000000299eb20_0;
    %store/vec4 v000000000299e300_0, 0, 32;
    %jmp T_73;
    .thread T_73;
    .scope S_0000000002999d60;
T_74 ;
    %wait E_00000000028f5430;
    %load/vec4 v000000000299ee40_0;
    %store/vec4 v000000000299ebc0_0, 0, 32;
    %jmp T_74;
    .thread T_74;
    .scope S_000000000299a4e0;
T_75 ;
    %wait E_00000000028f5030;
    %load/vec4 v000000000299d220_0;
    %store/vec4 v000000000299d540_0, 0, 32;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000002999be0;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000299ed00_0, 0;
    %end;
    .thread T_76;
    .scope S_0000000002999be0;
T_77 ;
    %wait E_00000000028f54f0;
    %delay 1, 0;
    %load/vec4 v000000000299de00_0;
    %store/vec4 v000000000299ed00_0, 0, 32;
    %jmp T_77;
    .thread T_77;
    .scope S_000000000299a660;
T_78 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %end;
    .thread T_78;
    .scope S_000000000299a660;
T_79 ;
    %wait E_00000000028f55b0;
    %load/vec4 v000000000299db80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_79.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_79.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_79.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_79.15, 6;
    %jmp T_79.16;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299bd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299bf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299d0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299b600_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000299db80_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000299d860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299d040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299bec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299d400_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000299db80_0, 0, 5;
    %jmp T_79.16;
T_79.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cf00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299bf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299d0e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000299d860_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000299c5a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.16;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299bf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299bd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299caa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000000000299db80_0, 0, 5;
    %jmp T_79.16;
T_79.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299bf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c500_0, 0, 1;
    %load/vec4 v000000000299bc40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299c460_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000000000299db80_0, 0, 5;
T_79.17 ;
    %jmp T_79.16;
T_79.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299b600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000299d860_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000299c5a0_0, 0, 6;
    %load/vec4 v000000000299c640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_79.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_79.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_79.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_79.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_79.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_79.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_79.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_79.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_79.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_79.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_79.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_79.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_79.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_79.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_79.33, 6;
    %jmp T_79.34;
T_79.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000299c5a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299d0e0_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000000000299c5a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000000000299c5a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000000000299c5a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000299c5a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299bd80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000299c5a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299bd80_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000299c5a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299d0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299bd80_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v000000000299c5a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000000000299c5a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.34;
T_79.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000299db80_0, 0, 5;
    %jmp T_79.34;
T_79.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000299db80_0, 0, 5;
    %jmp T_79.34;
T_79.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000000000299c5a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000299db80_0, 0, 5;
    %jmp T_79.34;
T_79.34 ;
    %pop/vec4 1;
    %jmp T_79.16;
T_79.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299d040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299b600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000299d860_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cf00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.16;
T_79.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299d040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299bec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299b600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000299d860_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cf00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000299db80_0, 0, 5;
    %jmp T_79.16;
T_79.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000299d860_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000299c5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299ce60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.16;
T_79.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ce60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299caa0_0, 0, 1;
    %load/vec4 v000000000299bc40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
T_79.35 ;
    %jmp T_79.16;
T_79.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cf00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000299db80_0, 0, 5;
    %jmp T_79.16;
T_79.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000299d860_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000299c5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299ce60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.16;
T_79.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ce60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299d400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000299d860_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v000000000299c5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cd20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.16;
T_79.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cd20_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000299c5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299caa0_0, 0, 1;
    %load/vec4 v000000000299bc40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299bd80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
T_79.37 ;
    %jmp T_79.16;
T_79.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299bec0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.16;
T_79.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299c3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299d040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299bec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ce60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299b600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000299d860_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.16;
T_79.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299cc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299dae0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000299d860_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299c500_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000299db80_0, 0;
    %jmp T_79.16;
T_79.16 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_000000000299ac60;
T_80 ;
    %wait E_00000000028f5130;
    %load/vec4 v00000000029a1870_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v00000000029a0ab0_0;
    %store/vec4 v00000000029a1a50_0, 0, 32;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v00000000029a1190_0;
    %store/vec4 v00000000029a1a50_0, 0, 32;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_000000000299a1e0;
T_81 ;
    %wait E_00000000028f50f0;
    %load/vec4 v00000000029a14b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v00000000029a0470_0;
    %store/vec4 v00000000029a0510_0, 0, 6;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v00000000029a00b0_0;
    %store/vec4 v00000000029a0510_0, 0, 6;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000000000299b3e0;
T_82 ;
    %wait E_00000000028f5530;
    %load/vec4 v000000000299fed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v00000000029a0010_0;
    %store/vec4 v00000000029a0970_0, 0, 5;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v00000000029a03d0_0;
    %store/vec4 v00000000029a0970_0, 0, 5;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_00000000029995e0;
T_83 ;
    %wait E_00000000028f4ff0;
    %load/vec4 v000000000299c320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %load/vec4 v000000000299c8c0_0;
    %store/vec4 v000000000299d360_0, 0, 32;
    %jmp T_83.5;
T_83.0 ;
    %load/vec4 v000000000299c8c0_0;
    %store/vec4 v000000000299d360_0, 0, 32;
    %jmp T_83.5;
T_83.1 ;
    %load/vec4 v000000000299cdc0_0;
    %store/vec4 v000000000299d360_0, 0, 32;
    %jmp T_83.5;
T_83.2 ;
    %load/vec4 v000000000299b6a0_0;
    %store/vec4 v000000000299d360_0, 0, 32;
    %jmp T_83.5;
T_83.3 ;
    %load/vec4 v000000000299da40_0;
    %store/vec4 v000000000299d360_0, 0, 32;
    %jmp T_83.5;
T_83.5 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_000000000299a7e0;
T_84 ;
    %wait E_00000000028f4fb0;
    %load/vec4 v00000000029a1c30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v00000000029a0c90_0;
    %store/vec4 v000000000299fb10_0, 0, 32;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v000000000299fa70_0;
    %store/vec4 v000000000299fb10_0, 0, 32;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_000000000299a960;
T_85 ;
    %wait E_00000000028f5870;
    %load/vec4 v000000000299b920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_85.0, 4;
    %load/vec4 v000000000299dd60_0;
    %store/vec4 v000000000299dcc0_0, 0, 32;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v000000000299b9c0_0;
    %store/vec4 v000000000299dcc0_0, 0, 32;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0000000002999760;
T_86 ;
    %wait E_00000000028f5670;
    %load/vec4 v000000000299e260_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v000000000299f160_0;
    %store/vec4 v000000000299f200_0, 0, 32;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000000000299b7e0_0;
    %store/vec4 v000000000299f200_0, 0, 32;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_000000000299af60;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
    %end;
    .thread T_87;
    .scope S_000000000299af60;
T_88 ;
    %wait E_00000000028f5070;
    %load/vec4 v000000000299dfe0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_88.0, 4;
    %delay 1, 0;
    %load/vec4 v000000000299f480_0;
    %load/vec4 v000000000299dfe0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299e120, 0, 4;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_000000000299af60;
T_89 ;
    %wait E_00000000028f4e70;
    %load/vec4 v000000000299ef80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000299e120, 4;
    %assign/vec4 v000000000299f020_0, 0;
    %load/vec4 v000000000299f0c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000299e120, 4;
    %assign/vec4 v000000000299f3e0_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_000000000299aae0;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000299f890_0, 0, 32;
    %end;
    .thread T_90;
    .scope S_000000000299aae0;
T_91 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029a0fb0_0, 0, 32;
    %end;
    .thread T_91;
    .scope S_000000000299aae0;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a1410_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_000000000299aae0;
T_93 ;
    %wait E_00000000028f52f0;
    %load/vec4 v00000000029a05b0_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_93.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_93.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_93.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_93.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_93.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_93.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_93.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_93.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_93.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_93.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_93.18, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_93.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_93.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_93.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_93.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_93.23, 6;
    %jmp T_93.24;
T_93.0 ;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %cmp/e;
    %jmp/0xz  T_93.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299f9d0_0, 0, 1;
    %jmp T_93.26;
T_93.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299f9d0_0, 0, 1;
T_93.26 ;
    %jmp T_93.24;
T_93.1 ;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_93.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_93.28, 8;
T_93.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_93.28, 8;
 ; End of false expr.
    %blend;
T_93.28;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %load/vec4 v00000000029a12d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.30, 8;
T_93.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.30, 8;
 ; End of false expr.
    %blend;
T_93.30;
    %store/vec4 v000000000299f9d0_0, 0, 1;
    %load/vec4 v00000000029a12d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.32, 8;
T_93.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.32, 8;
 ; End of false expr.
    %blend;
T_93.32;
    %pad/s 1;
    %store/vec4 v00000000029a01f0_0, 0, 1;
    %jmp T_93.24;
T_93.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000000029a06f0_0;
    %load/vec4 v00000000029a0150_0;
    %cmp/s;
    %jmp/0xz  T_93.33, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a1410_0, 0, 1;
    %jmp T_93.34;
T_93.33 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a1410_0, 0, 1;
T_93.34 ;
    %jmp T_93.24;
T_93.3 ;
    %load/vec4 v00000000029a0150_0;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.4 ;
    %load/vec4 v00000000029a06f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_93.35, 4;
    %load/vec4 v00000000029a0150_0;
    %store/vec4 v00000000029a12d0_0, 0, 32;
T_93.35 ;
    %jmp T_93.24;
T_93.5 ;
    %load/vec4 v00000000029a06f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.37, 4;
    %load/vec4 v00000000029a0150_0;
    %store/vec4 v00000000029a12d0_0, 0, 32;
T_93.37 ;
    %jmp T_93.24;
T_93.6 ;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %and;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.7 ;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %or;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.8 ;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %xor;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.9 ;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %or;
    %inv;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.10 ;
    %load/vec4 v00000000029a0150_0;
    %pad/u 33;
    %load/vec4 v00000000029a06f0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %store/vec4 v00000000029a1910_0, 0, 1;
    %load/vec4 v00000000029a0150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029a06f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.40, 8;
T_93.39 ; End of true expr.
    %load/vec4 v00000000029a06f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029a12d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.42, 9;
T_93.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.42, 9;
 ; End of false expr.
    %blend;
T_93.42;
    %jmp/0 T_93.40, 8;
 ; End of false expr.
    %blend;
T_93.40;
    %pad/s 1;
    %store/vec4 v00000000029a1730_0, 0, 1;
    %jmp T_93.24;
T_93.11 ;
    %load/vec4 v00000000029a0150_0;
    %pad/u 33;
    %load/vec4 v00000000029a06f0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %store/vec4 v00000000029a1910_0, 0, 1;
    %load/vec4 v00000000029a0150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029a06f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.44, 8;
T_93.43 ; End of true expr.
    %load/vec4 v00000000029a06f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029a12d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.45, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.46, 9;
T_93.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.46, 9;
 ; End of false expr.
    %blend;
T_93.46;
    %jmp/0 T_93.44, 8;
 ; End of false expr.
    %blend;
T_93.44;
    %pad/s 1;
    %store/vec4 v00000000029a1730_0, 0, 1;
    %jmp T_93.24;
T_93.12 ;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %add;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %load/vec4 v00000000029a0150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029a06f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.47, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.48, 8;
T_93.47 ; End of true expr.
    %load/vec4 v00000000029a06f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029a12d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.49, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.50, 9;
T_93.49 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.50, 9;
 ; End of false expr.
    %blend;
T_93.50;
    %jmp/0 T_93.48, 8;
 ; End of false expr.
    %blend;
T_93.48;
    %pad/s 1;
    %store/vec4 v00000000029a1730_0, 0, 1;
    %load/vec4 v00000000029a12d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.51, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.52, 8;
T_93.51 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.52, 8;
 ; End of false expr.
    %blend;
T_93.52;
    %pad/s 1;
    %store/vec4 v00000000029a01f0_0, 0, 1;
    %load/vec4 v00000000029a12d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.53, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.54, 8;
T_93.53 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.54, 8;
 ; End of false expr.
    %blend;
T_93.54;
    %store/vec4 v000000000299f9d0_0, 0, 1;
    %jmp T_93.24;
T_93.13 ;
    %load/vec4 v00000000029a06f0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029a17d0_0, 0, 32;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a17d0_0;
    %add;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %load/vec4 v00000000029a0150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029a17d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.55, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.56, 8;
T_93.55 ; End of true expr.
    %load/vec4 v00000000029a17d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029a12d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.57, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.58, 9;
T_93.57 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.58, 9;
 ; End of false expr.
    %blend;
T_93.58;
    %jmp/0 T_93.56, 8;
 ; End of false expr.
    %blend;
T_93.56;
    %pad/s 1;
    %store/vec4 v00000000029a1730_0, 0, 1;
    %load/vec4 v00000000029a12d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.59, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.60, 8;
T_93.59 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.60, 8;
 ; End of false expr.
    %blend;
T_93.60;
    %pad/s 1;
    %store/vec4 v00000000029a01f0_0, 0, 1;
    %load/vec4 v00000000029a12d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.61, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.62, 8;
T_93.61 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.62, 8;
 ; End of false expr.
    %blend;
T_93.62;
    %store/vec4 v000000000299f9d0_0, 0, 1;
    %jmp T_93.24;
T_93.14 ;
    %load/vec4 v00000000029a06f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.15 ;
    %load/vec4 v00000000029a06f0_0;
    %ix/getv 4, v00000000029a0150_0;
    %shiftl 4;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.16 ;
    %load/vec4 v00000000029a06f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.17 ;
    %load/vec4 v00000000029a06f0_0;
    %ix/getv 4, v00000000029a0150_0;
    %shiftr 4;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.18 ;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.63, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.64;
T_93.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029a12d0_0, 0, 32;
T_93.64 ;
    %jmp T_93.24;
T_93.19 ;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v00000000029a06f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.65, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.66;
T_93.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029a12d0_0, 0, 32;
T_93.66 ;
    %jmp T_93.24;
T_93.20 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000299f750_0, 0, 32;
T_93.67 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000299f750_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.68, 5;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v000000000299f750_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_93.69, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029a0fb0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000299f750_0, 0, 32;
T_93.69 ;
    %load/vec4 v00000000029a0fb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.71, 4;
    %load/vec4 v000000000299f890_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000299f890_0, 0, 32;
T_93.71 ;
    %load/vec4 v000000000299f750_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000299f750_0, 0, 32;
    %jmp T_93.67;
T_93.68 ;
    %load/vec4 v000000000299f890_0;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000299f750_0, 0, 32;
T_93.73 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000299f750_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.74, 5;
    %load/vec4 v00000000029a0150_0;
    %load/vec4 v000000000299f750_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_93.75, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029a0fb0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000299f750_0, 0, 32;
T_93.75 ;
    %load/vec4 v00000000029a0fb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.77, 4;
    %load/vec4 v000000000299f890_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000299f890_0, 0, 32;
T_93.77 ;
    %load/vec4 v000000000299f750_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000299f750_0, 0, 32;
    %jmp T_93.73;
T_93.74 ;
    %load/vec4 v000000000299f890_0;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.22 ;
    %load/vec4 v00000000029a0150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.23 ;
    %load/vec4 v00000000029a0150_0;
    %ix/getv 4, v00000000029a06f0_0;
    %shiftr 4;
    %store/vec4 v00000000029a12d0_0, 0, 32;
    %jmp T_93.24;
T_93.24 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0000000002999a60;
T_94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299f2a0_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0000000002999a60;
T_95 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v000000000299ea80 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v000000000299ea80, 0>, &A<v000000000299ea80, 1>, &A<v000000000299ea80, 2>, &A<v000000000299ea80, 3> {0 0 0};
    %end;
    .thread T_95;
    .scope S_0000000002999a60;
T_96 ;
    %wait E_00000000028f5a30;
    %load/vec4 v000000000299e3a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %load/vec4 v000000000299e620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299f2a0_0;
    %ix/getv 4, v000000000299e9e0_0;
    %load/vec4a v000000000299ea80, 4;
    %load/vec4 v000000000299e9e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000299ea80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000299e9e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000299ea80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000299e9e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000299ea80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000299e580_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299f2a0_0;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299f2a0_0;
    %load/vec4 v000000000299e4e0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000299e9e0_0;
    %store/vec4a v000000000299ea80, 4, 0;
    %load/vec4 v000000000299e4e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000299e9e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000299ea80, 4, 0;
    %load/vec4 v000000000299e4e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000299e9e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000299ea80, 4, 0;
    %load/vec4 v000000000299e4e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000299e9e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000299ea80, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299f2a0_0;
T_96.3 ;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v000000000299e620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299f2a0_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v000000000299e9e0_0;
    %load/vec4a v000000000299ea80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000299e580_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299f2a0_0;
    %jmp T_96.5;
T_96.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299f2a0_0;
    %load/vec4 v000000000299e4e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000000000299e9e0_0;
    %store/vec4a v000000000299ea80, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299f2a0_0;
T_96.5 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_00000000029a5110;
T_97 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029a0f10_0, 0, 16;
    %end;
    .thread T_97;
    .scope S_00000000029a5110;
T_98 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000299f7f0_0, 0, 16;
    %end;
    .thread T_98;
    .scope S_00000000029a5110;
T_99 ;
    %wait E_00000000028f51f0;
    %load/vec4 v00000000029a0b50_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029a0dd0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_99.0, 4;
    %load/vec4 v000000000299f7f0_0;
    %load/vec4 v00000000029a0b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a1d70_0, 0, 32;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v00000000029a0f10_0;
    %load/vec4 v00000000029a0b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a1d70_0, 0, 32;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_00000000029a5410;
T_100 ;
    %wait E_00000000028f5170;
    %load/vec4 v00000000029a1cd0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000299fbb0_0, 0, 28;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_00000000029a4b10;
T_101 ;
    %wait E_00000000028f5ab0;
    %load/vec4 v000000000299fc50_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029a1550_0, 0, 32;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_000000000299a360;
T_102 ;
    %wait E_00000000028f4df0;
    %load/vec4 v00000000029a1b90_0;
    %load/vec4 v00000000029a0bf0_0;
    %add;
    %store/vec4 v00000000029a0a10_0, 0, 32;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_00000000029a3c10;
T_103 ;
    %wait E_00000000028f4eb0;
    %load/vec4 v00000000029a0e70_0;
    %load/vec4 v00000000029a1050_0;
    %and;
    %store/vec4 v00000000029a15f0_0, 0, 1;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_00000000027ab830;
T_104 ;
    %wait E_00000000028f5230;
    %load/vec4 v00000000029a1eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_104.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_104.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %load/vec4 v00000000029a2ef0_0;
    %store/vec4 v00000000029a2e50_0, 0, 5;
    %jmp T_104.4;
T_104.0 ;
    %load/vec4 v00000000029a2ef0_0;
    %store/vec4 v00000000029a2e50_0, 0, 5;
    %jmp T_104.4;
T_104.1 ;
    %load/vec4 v00000000029a1e10_0;
    %store/vec4 v00000000029a2e50_0, 0, 5;
    %jmp T_104.4;
T_104.2 ;
    %load/vec4 v00000000029a2310_0;
    %store/vec4 v00000000029a2e50_0, 0, 5;
    %jmp T_104.4;
T_104.4 ;
    %pop/vec4 1;
    %jmp T_104;
    .thread T_104, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
