set NETLIST_CACHE(Reg_32bit,cells) {{icon Reg_1bit has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Reg_32bit,version) MMI_SUE4.4.0
set NETLIST_CACHE(Reg_32bit) {{module Reg_32bit (R1, R2, data, out1, out2, write);} {	input		R1;} {	input		R2;} {	input		write;} {	input	[31:0]	data;} {	output	[31:0]	out1;} {	output	[31:0]	out2;} { } {	Reg_1bit Reg_1bit (.data(data[0]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[0]), .out2(out2[0]));} {	Reg_1bit Reg_1bit_1 (.data(data[1]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[1]), .out2(out2[1]));} {	Reg_1bit Reg_1bit_2 (.data(data[2]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[2]), .out2(out2[2]));} {	Reg_1bit Reg_1bit_3 (.data(data[3]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[3]), .out2(out2[3]));} {	Reg_1bit Reg_1bit_4 (.data(data[4]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[4]), .out2(out2[4]));} {	Reg_1bit Reg_1bit_5 (.data(data[5]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[5]), .out2(out2[5]));} {	Reg_1bit Reg_1bit_6 (.data(data[6]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[6]), .out2(out2[6]));} {	Reg_1bit Reg_1bit_7 (.data(data[7]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[7]), .out2(out2[7]));} {	Reg_1bit Reg_1bit_8 (.data(data[8]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[8]), .out2(out2[8]));} {	Reg_1bit Reg_1bit_9 (.data(data[9]), .R1(R1), .R2(R2), .write(write), } {		.out1(out1[9]), .out2(out2[9]));} {	Reg_1bit Reg_1bit_10 (.data(data[10]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[10]), .out2(out2[10]));} {	Reg_1bit Reg_1bit_11 (.data(data[11]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[11]), .out2(out2[11]));} {	Reg_1bit Reg_1bit_12 (.data(data[12]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[12]), .out2(out2[12]));} {	Reg_1bit Reg_1bit_13 (.data(data[13]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[13]), .out2(out2[13]));} {	Reg_1bit Reg_1bit_14 (.data(data[14]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[14]), .out2(out2[14]));} {	Reg_1bit Reg_1bit_15 (.data(data[15]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[15]), .out2(out2[15]));} {	Reg_1bit Reg_1bit_16 (.data(data[16]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[16]), .out2(out2[16]));} {	Reg_1bit Reg_1bit_17 (.data(data[17]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[17]), .out2(out2[17]));} {	Reg_1bit Reg_1bit_18 (.data(data[18]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[18]), .out2(out2[18]));} {	Reg_1bit Reg_1bit_19 (.data(data[19]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[19]), .out2(out2[19]));} {	Reg_1bit Reg_1bit_20 (.data(data[20]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[20]), .out2(out2[20]));} {	Reg_1bit Reg_1bit_21 (.data(data[21]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[21]), .out2(out2[21]));} {	Reg_1bit Reg_1bit_22 (.data(data[22]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[22]), .out2(out2[22]));} {	Reg_1bit Reg_1bit_23 (.data(data[23]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[23]), .out2(out2[23]));} {	Reg_1bit Reg_1bit_24 (.data(data[24]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[24]), .out2(out2[24]));} {	Reg_1bit Reg_1bit_25 (.data(data[25]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[25]), .out2(out2[25]));} {	Reg_1bit Reg_1bit_26 (.data(data[26]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[26]), .out2(out2[26]));} {	Reg_1bit Reg_1bit_27 (.data(data[27]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[27]), .out2(out2[27]));} {	Reg_1bit Reg_1bit_28 (.data(data[28]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[28]), .out2(out2[28]));} {	Reg_1bit Reg_1bit_29 (.data(data[29]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[29]), .out2(out2[29]));} {	Reg_1bit Reg_1bit_30 (.data(data[30]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[30]), .out2(out2[30]));} {	Reg_1bit Reg_1bit_31 (.data(data[31]), .R1(R1), .R2(R2), } {		.write(write), .out1(out1[31]), .out2(out2[31]));} {} {endmodule		// Reg_32bit} {}}
set NETLIST_CACHE(Reg_32bit,names) {{200 1240 {1 data[9]}} {510 750 {0 Reg_1bit_5}} {410 3370 {0 R1}} {200 3340 {1 data[25]}} {610 1930 {1 out2[14]} {2 out2[14]}} {200 2290 {1 data[17]}} {410 110 {0 R2}} {410 740 {0 R1}} {410 1920 {0 R1}} {410 2020 {0 data[15]}} {610 2980 {1 out2[22]} {2 out2[22]}} {710 3880 {1 out1[29]}} {410 60 {0 data[0]}} {410 4120 {0 data[31]}} {610 2040 {0 out1[15]}} {410 2340 {0 R2}} {410 3070 {0 data[23]}} {410 2970 {0 R1}} {610 4140 {0 out1[31]}} {200 2940 {1 data[22]}} {410 1290 {0 R2}} {510 2200 {0 Reg_1bit_16}} {610 470 {0 out1[3]}} {610 3090 {0 out1[23]}} {410 3390 {0 R2}} {200 1890 {1 data[14]}} {690 2830 {1 out1[21]}} {510 1150 {0 Reg_1bit_8}} {700 1780 {1 out1[13]}} {200 3990 {1 data[30]}} {510 3250 {0 Reg_1bit_24}} {200 60 {1 data[0]}} {610 1010 {1 out2[7]} {2 out2[7]}} {410 760 {0 R2}} {410 1940 {0 R2}} {610 3110 {1 out2[23]} {2 out2[23]}} {410 450 {0 data[3]}} {410 1000 {0 R1}} {510 1800 {0 Reg_1bit_13}} {610 2060 {1 out2[15]} {2 out2[15]}} {410 1630 {0 data[12]}} {610 2700 {0 out1[20]}} {410 3100 {0 R1}} {410 2990 {0 R2}} {510 3900 {0 Reg_1bit_29}} {410 3730 {0 data[28]}} {610 4160 {1 out2[31]} {2 out2[31]}} {410 140 {0 write}} {410 1320 {0 write}} {610 1650 {0 out1[12]}} {610 490 {1 out2[3]} {2 out2[3]}} {410 2050 {0 R1}} {510 2850 {0 Reg_1bit_21}} {410 2680 {0 data[20]}} {610 3750 {0 out1[28]}} {410 3420 {0 write}} {200 2020 {1 data[15]}} {410 90 {0 R1}} {410 4150 {0 R1}} {200 320 {1 data[2]}} {200 4120 {1 data[31]}} {410 2370 {0 write}} {200 3070 {1 data[23]}} {700 4010 {1 out1[30]}} {710 1520 {1 out1[11]}} {410 1020 {0 R2}} {610 2720 {1 out2[20]} {2 out2[20]}} {510 490 {0 Reg_1bit_3}} {410 3120 {0 R2}} {610 1670 {1 out2[12]} {2 out2[12]}} {410 790 {0 write}} {410 1970 {0 write}} {410 2070 {0 R2}} {410 2710 {0 R1}} {610 3770 {1 out2[28]} {2 out2[28]}} {410 4170 {0 R2}} {410 480 {0 R1}} {200 970 {1 data[7]}} {610 210 {0 out1[1]}} {410 1660 {0 R1}} {200 1630 {1 data[12]}} {510 4030 {0 Reg_1bit_30}} {410 3760 {0 R1}} {200 3730 {1 data[28]}} {200 2680 {1 data[20]}} {700 3620 {1 out1[27]}} {410 500 {0 R2}} {680 340 {1 out1[2]}} {700 2570 {1 out1[19]}} {410 2100 {0 write}} {410 2730 {0 R2}} {410 4200 {0 write}} {410 1050 {0 write}} {610 230 {1 out2[1]} {2 out2[1]}} {410 1680 {0 R2}} {610 860 {0 out1[6]}} {410 2420 {0 data[18]}} {410 3150 {0 write}} {410 3780 {0 R2}} {410 190 {0 data[1]}} {510 1540 {0 Reg_1bit_11}} {410 1370 {0 data[10]}} {610 2440 {0 out1[18]}} {720 1260 {1 out1[9]}} {510 3640 {0 Reg_1bit_27}} {410 3470 {0 data[26]}} {720 990 {1 out1[7]}} {610 1390 {0 out1[10]}} {510 2590 {0 Reg_1bit_19}} {610 3490 {0 out1[26]}} {410 840 {0 data[6]}} {510 230 {0 Reg_1bit_1}} {610 1410 {1 out2[10]} {2 out2[10]}} {410 530 {0 write}} {410 1710 {0 write}} {610 880 {1 out2[6]} {2 out2[6]}} {610 3510 {1 out2[26]} {2 out2[26]}} {410 3810 {0 write}} {410 220 {0 R1}} {200 710 {1 data[5]}} {410 1400 {0 R1}} {610 2460 {1 out2[18]} {2 out2[18]}} {410 2760 {0 write}} {700 2300 {1 out1[17]}} {410 3500 {0 R1}} {710 600 {1 out1[4]}} {410 2450 {0 R1}} {200 2420 {1 data[18]}} {710 1910 {1 out1[14]}} {200 1370 {1 data[10]}} {510 880 {0 Reg_1bit_6}} {610 80 {0 out1[0]}} {200 3470 {1 data[26]}} {700 3360 {1 out1[25]}} {410 240 {0 R2}} {410 870 {0 R1}} {410 1420 {0 R2}} {610 600 {0 out1[4]}} {410 3520 {0 R2}} {700 80 {1 out1[0]}} {410 1110 {0 data[8]}} {410 2470 {0 R2}} {410 3210 {0 data[24]}} {610 1130 {0 out1[8]}} {710 2030 {1 out1[15]}} {510 2330 {0 Reg_1bit_17}} {360 140 {1 write}} {410 2160 {0 data[16]}} {610 3230 {0 out1[24]}} {700 2960 {1 out1[22]}} {510 1280 {0 Reg_1bit_9}} {690 210 {1 out1[1]}} {610 2180 {0 out1[16]}} {510 3380 {0 Reg_1bit_25}} {410 890 {0 R2}} {610 620 {1 out2[4]} {2 out2[4]}} {410 2810 {0 data[21]}} {410 580 {0 data[4]}} {510 1930 {0 Reg_1bit_14}} {610 2200 {1 out2[16]} {2 out2[16]}} {410 1760 {0 data[13]}} {610 2830 {0 out1[21]}} {410 2500 {0 write}} {410 3860 {0 data[29]}} {610 1150 {1 out2[8]} {2 out2[8]}} {410 270 {0 write}} {410 1450 {0 write}} {610 1780 {0 out1[13]}} {510 2980 {0 Reg_1bit_22}} {610 3250 {1 out2[24]} {2 out2[24]}} {610 3880 {0 out1[29]}} {410 3550 {0 write}} {200 450 {1 data[3]}} {410 1140 {0 R1}} {200 1110 {1 data[8]}} {510 620 {0 Reg_1bit_4}} {410 3240 {0 R1}} {200 3210 {1 data[24]}} {700 4140 {1 out1[31]}} {610 1800 {1 out2[13]} {2 out2[13]}} {410 920 {0 write}} {410 2190 {0 R1}} {270 90 {1 R1}} {200 2160 {1 data[16]}} {700 3090 {1 out1[23]}} {610 3900 {1 out2[29]} {2 out2[29]}} {410 610 {0 R1}} {610 2850 {1 out2[21]} {2 out2[21]}} {510 1010 {0 Reg_1bit_7}} {410 2210 {0 R2}} {510 3110 {0 Reg_1bit_23}} {410 2840 {0 R1}} {610 4010 {0 out1[30]}} {200 2810 {1 data[21]}} {410 1160 {0 R2}} {510 2060 {0 Reg_1bit_15}} {610 340 {0 out1[2]}} {410 1790 {0 R1}} {410 3260 {0 R2}} {200 1760 {1 data[13]}} {700 2700 {1 out1[20]}} {510 4160 {0 Reg_1bit_31}} {410 3890 {0 R1}} {700 1650 {1 out1[12]}} {200 3860 {1 data[29]}} {700 3750 {1 out1[28]}} {410 630 {0 R2}} {410 1810 {0 R2}} {680 470 {1 out1[3]}} {410 3910 {0 R2}} {410 320 {0 data[2]}} {410 1500 {0 data[11]}} {410 2860 {0 R2}} {410 3600 {0 data[27]}} {610 4030 {1 out2[30]} {2 out2[30]}} {610 1520 {0 out1[11]}} {610 360 {1 out2[2]} {2 out2[2]}} {510 2720 {0 Reg_1bit_20}} {410 2550 {0 data[19]}} {610 990 {0 out1[7]}} {610 3620 {0 out1[27]}} {410 4020 {0 R1}} {510 1670 {0 Reg_1bit_12}} {610 2570 {0 out1[19]}} {410 2240 {0 write}} {720 1390 {1 out1[10]}} {510 3770 {0 Reg_1bit_28}} {320 110 {1 R2}} {410 1190 {0 write}} {410 3290 {0 write}} {200 190 {1 data[1]}} {410 970 {0 data[7]}} {510 360 {0 Reg_1bit_2}} {610 1540 {1 out2[11]} {2 out2[11]}} {410 660 {0 write}} {710 2440 {1 out1[18]}} {410 1840 {0 write}} {610 3640 {1 out2[27]} {2 out2[27]}} {410 4040 {0 R2}} {410 3940 {0 write}} {410 350 {0 R1}} {200 840 {1 data[6]}} {410 1530 {0 R1}} {610 2590 {1 out2[19]} {2 out2[19]}} {410 2890 {0 write}} {200 1500 {1 data[11]}} {410 3630 {0 R1}} {710 730 {1 out1[5]}} {200 3600 {1 data[27]}} {410 2580 {0 R1}} {200 2550 {1 data[19]}} {410 2600 {0 R2}} {700 3490 {1 out1[26]}} {410 370 {0 R2}} {610 100 {1 out2[0]} {2 out2[0]}} {410 1550 {0 R2}} {610 730 {0 out1[5]}} {410 3020 {0 write}} {410 3650 {0 R2}} {510 1410 {0 Reg_1bit_10}} {410 1240 {0 data[9]}} {610 2310 {0 out1[17]}} {510 3510 {0 Reg_1bit_26}} {410 3340 {0 data[25]}} {720 860 {1 out1[6]}} {410 4070 {0 write}} {610 1260 {0 out1[9]}} {510 2460 {0 Reg_1bit_18}} {410 2290 {0 data[17]}} {610 3360 {0 out1[25]}} {410 710 {0 data[5]}} {510 100 {0 Reg_1bit}} {410 400 {0 write}} {610 1910 {0 out1[14]}} {610 750 {1 out2[5]} {2 out2[5]}} {410 2940 {0 data[22]}} {710 1130 {1 out1[8]}} {610 2330 {1 out2[17]} {2 out2[17]}} {410 1890 {0 data[14]}} {610 2960 {0 out1[22]}} {410 2630 {0 write}} {710 3230 {1 out1[24]}} {410 3990 {0 data[30]}} {610 1280 {1 out2[9]} {2 out2[9]}} {710 2180 {1 out1[16]}} {410 1580 {0 write}} {410 2320 {0 R1}} {610 3380 {1 out2[25]} {2 out2[25]}} {410 3680 {0 write}} {200 580 {1 data[4]}} {410 1270 {0 R1}}}
set NETLIST_CACHE(Reg_32bit,wires) {{200 60 410 60 data[0]} {200 190 410 190 data[1]} {270 90 410 90 R1} {360 140 410 140 write} {270 220 410 220 R1} {320 240 410 240 R2} {360 270 410 270 write} {200 320 410 320 data[2]} {200 450 410 450 data[3]} {270 350 410 350 R1} {320 370 410 370 R2} {360 400 410 400 write} {270 480 410 480 R1} {320 500 410 500 R2} {360 530 410 530 write} {200 580 410 580 data[4]} {200 710 410 710 data[5]} {270 610 410 610 R1} {320 630 410 630 R2} {360 660 410 660 write} {270 740 410 740 R1} {320 760 410 760 R2} {360 790 410 790 write} {200 840 410 840 data[6]} {200 970 410 970 data[7]} {270 870 410 870 R1} {320 890 410 890 R2} {360 920 410 920 write} {270 1000 410 1000 R1} {320 1020 410 1020 R2} {360 1050 410 1050 write} {200 1110 410 1110 data[8]} {200 1240 410 1240 data[9]} {270 1140 410 1140 R1} {320 1160 410 1160 R2} {360 1190 410 1190 write} {270 1270 410 1270 R1} {320 1290 410 1290 R2} {360 1320 410 1320 write} {200 1370 410 1370 data[10]} {200 1500 410 1500 data[11]} {270 1400 410 1400 R1} {320 1420 410 1420 R2} {360 1450 410 1450 write} {270 1530 410 1530 R1} {320 1550 410 1550 R2} {360 1580 410 1580 write} {200 1630 410 1630 data[12]} {200 1760 410 1760 data[13]} {270 1660 410 1660 R1} {320 1680 410 1680 R2} {360 1710 410 1710 write} {270 1790 410 1790 R1} {320 1810 410 1810 R2} {360 1840 410 1840 write} {200 1890 410 1890 data[14]} {200 2020 410 2020 data[15]} {270 1920 410 1920 R1} {320 1940 410 1940 R2} {360 1970 410 1970 write} {270 2050 410 2050 R1} {320 2070 410 2070 R2} {360 2100 410 2100 write} {200 2160 410 2160 data[16]} {200 2290 410 2290 data[17]} {270 2190 410 2190 R1} {320 2210 410 2210 R2} {360 2240 410 2240 write} {270 2320 410 2320 R1} {320 2340 410 2340 R2} {360 2370 410 2370 write} {200 2420 410 2420 data[18]} {200 2550 410 2550 data[19]} {270 2450 410 2450 R1} {320 2470 410 2470 R2} {360 2500 410 2500 write} {270 2580 410 2580 R1} {320 2600 410 2600 R2} {360 2630 410 2630 write} {200 2680 410 2680 data[20]} {200 2810 410 2810 data[21]} {270 2710 410 2710 R1} {320 2730 410 2730 R2} {360 2760 410 2760 write} {270 2840 410 2840 R1} {320 2860 410 2860 R2} {360 2890 410 2890 write} {200 2940 410 2940 data[22]} {200 3070 410 3070 data[23]} {270 2970 410 2970 R1} {320 2990 410 2990 R2} {360 3020 410 3020 write} {270 3100 410 3100 R1} {320 3120 410 3120 R2} {360 3150 410 3150 write} {200 3210 410 3210 data[24]} {200 3340 410 3340 data[25]} {270 3240 410 3240 R1} {320 3260 410 3260 R2} {360 3290 410 3290 write} {270 3370 410 3370 R1} {320 3390 410 3390 R2} {360 3420 410 3420 write} {200 3470 410 3470 data[26]} {200 3600 410 3600 data[27]} {270 3500 410 3500 R1} {320 3520 410 3520 R2} {360 3550 410 3550 write} {270 3630 410 3630 R1} {320 3650 410 3650 R2} {360 3680 410 3680 write} {200 3730 410 3730 data[28]} {200 3860 410 3860 data[29]} {270 3760 410 3760 R1} {320 3780 410 3780 R2} {360 3810 410 3810 write} {270 3890 410 3890 R1} {320 3910 410 3910 R2} {360 3940 410 3940 write} {200 3990 410 3990 data[30]} {200 4120 410 4120 data[31]} {270 4020 410 4020 R1} {320 4040 410 4040 R2} {360 4070 410 4070 write} {320 4170 410 4170 R2} {610 80 700 80 out1[0]} {610 210 690 210 out1[1]} {610 340 680 340 out1[2]} {610 470 680 470 out1[3]} {270 90 270 220 R1} {270 220 270 350 R1} {270 350 270 480 R1} {270 480 270 610 R1} {270 610 270 740 R1} {270 740 270 870 R1} {270 870 270 1000 R1} {270 1000 270 1140 R1} {270 1140 270 1270 R1} {270 1270 270 1400 R1} {270 1400 270 1530 R1} {270 1530 270 1660 R1} {270 1660 270 1790 R1} {270 1790 270 1920 R1} {270 1920 270 2050 R1} {270 2050 270 2190 R1} {270 2190 270 2320 R1} {270 2320 270 2450 R1} {270 2450 270 2580 R1} {270 2580 270 2710 R1} {270 2710 270 2840 R1} {270 2840 270 2970 R1} {270 2970 270 3100 R1} {270 3100 270 3240 R1} {270 3240 270 3370 R1} {270 3370 270 3500 R1} {270 3500 270 3630 R1} {270 3630 270 3760 R1} {270 3760 270 3890 R1} {270 3890 270 4020 R1} {270 4020 270 4150 R1} {270 4150 410 4150 R1} {610 4140 700 4140 out1[31]} {610 4010 700 4010 out1[30]} {610 3880 710 3880 out1[29]} {610 3750 700 3750 out1[28]} {610 3620 700 3620 out1[27]} {610 3490 700 3490 out1[26]} {610 3360 700 3360 out1[25]} {610 3230 710 3230 out1[24]} {610 3090 700 3090 out1[23]} {610 2960 700 2960 out1[22]} {610 2830 690 2830 out1[21]} {610 2700 700 2700 out1[20]} {610 2570 700 2570 out1[19]} {610 2440 710 2440 out1[18]} {610 2300 700 2300 out1[17]} {610 2300 610 2310 out1[17]} {610 2180 710 2180 out1[16]} {610 2030 710 2030 out1[15]} {610 2030 610 2040 out1[15]} {610 1910 710 1910 out1[14]} {610 1780 700 1780 out1[13]} {610 1650 700 1650 out1[12]} {610 1520 710 1520 out1[11]} {610 1390 720 1390 out1[10]} {610 1260 720 1260 out1[9]} {610 1130 710 1130 out1[8]} {610 990 720 990 out1[7]} {610 860 720 860 out1[6]} {610 730 710 730 out1[5]} {610 600 710 600 out1[4]} {320 110 320 240 R2} {320 240 320 370 R2} {320 370 320 500 R2} {320 500 320 630 R2} {320 630 320 760 R2} {320 760 320 890 R2} {320 890 320 1020 R2} {320 1020 320 1160 R2} {320 1160 320 1290 R2} {320 1290 320 1420 R2} {320 1420 320 1550 R2} {320 1550 320 1680 R2} {320 1680 320 1810 R2} {320 1810 320 1940 R2} {320 1940 320 2070 R2} {320 2070 320 2210 R2} {320 2210 320 2340 R2} {320 2340 320 2470 R2} {320 2470 320 2600 R2} {320 2600 320 2730 R2} {320 2730 320 2860 R2} {320 2860 320 2990 R2} {320 2990 320 3120 R2} {320 3120 320 3260 R2} {320 3260 320 3390 R2} {320 3390 320 3520 R2} {320 3520 320 3650 R2} {320 3650 320 3780 R2} {320 3780 320 3910 R2} {320 3910 320 4040 R2} {320 4040 320 4170 R2} {320 110 410 110 R2} {360 140 360 270 write} {360 270 360 400 write} {360 400 360 530 write} {360 530 360 660 write} {360 660 360 790 write} {360 790 360 920 write} {360 920 360 1050 write} {360 1050 360 1190 write} {360 1190 360 1320 write} {360 1320 360 1450 write} {360 1450 360 1580 write} {360 1580 360 1710 write} {360 1710 360 1840 write} {360 1840 360 1970 write} {360 1970 360 2100 write} {360 2100 360 2240 write} {360 2240 360 2370 write} {360 2370 360 2500 write} {360 2500 360 2630 write} {360 2630 360 2760 write} {360 2760 360 2890 write} {360 2890 360 3020 write} {360 3020 360 3150 write} {360 3150 360 3290 write} {360 3290 360 3420 write} {360 3420 360 3550 write} {360 3550 360 3680 write} {360 3680 360 3810 write} {360 3810 360 3940 write} {360 3940 360 4070 write} {360 4070 360 4200 write} {360 4200 410 4200 write}}
