$date
	Sun Oct 23 05:03:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#202176
b10101 !
1"
#202178
b10101 &
b10101 %
1$
#202179
0"
#202182
b1000000 &
b1000000 %
#202186
b100000 &
b100000 %
#202190
b10000 &
b10000 %
#202194
b1000 &
b1000 %
#202198
b100 &
b100 %
#202202
b10 &
b10 %
#202206
b1 &
1#
b1 %
#202210
b0 &
b0 %
0#
0$
#1276410
b1100 &
b1100 %
1$
b1100 !
1"
#1276411
0"
#1276414
b110 &
b110 %
#1276418
b11 &
b11 %
#1276422
b1010 &
b1010 %
#1276426
b101 &
b101 %
#1276430
b10000 &
b10000 %
#1276434
b1000 &
b1000 %
#1276438
b100 &
b100 %
#1276442
b10 &
b10 %
#1276446
b1 &
1#
b1 %
#1276450
b0 &
b0 %
0#
0$
#2211605
b1110 !
1"
#2211606
b1110 &
b1110 %
1$
#2211607
0"
#2211610
b111 &
b111 %
#2211614
b10110 &
b10110 %
#2211618
b1011 &
b1011 %
#2211622
b100010 &
b100010 %
#2211626
b10001 &
b10001 %
#2211630
b110100 &
b110100 %
#2211634
b11010 &
b11010 %
#2211638
b1101 &
b1101 %
#2211642
b101000 &
b101000 %
#2211646
b10100 &
b10100 %
#2211650
b1010 &
b1010 %
#2211654
b101 &
b101 %
#2211658
b10000 &
b10000 %
#2211662
b1000 &
b1000 %
#2211666
b100 &
b100 %
#2211670
b10 &
b10 %
#2211674
b1 &
b1 %
1#
#2211678
b0 &
0#
b0 %
0$
#4500012
